{"id":"https://openalex.org/W2135623540","doi":"https://doi.org/10.1109/iscas.2005.1465670","title":"AES Crypto Chip Utilizing High-Speed Parallel Pipelined Architecture","display_name":"AES Crypto Chip Utilizing High-Speed Parallel Pipelined Architecture","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2135623540","doi":"https://doi.org/10.1109/iscas.2005.1465670","mag":"2135623540"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006766318","display_name":"D. Kotturi","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Kotturi","raw_affiliation_strings":["Cadence Design Systems, Plano, TX, USA","Cadence Design Syst., Plano, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Plano, TX, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Syst., Plano, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029050875","display_name":"Seong-Moo Yoo","orcid":"https://orcid.org/0000-0002-2701-917X"},"institutions":[{"id":"https://openalex.org/I82495205","display_name":"University of Alabama in Huntsville","ror":"https://ror.org/02zsxwr40","country_code":"US","type":"education","lineage":["https://openalex.org/I82495205"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seong-Moo Yoo","raw_affiliation_strings":["Electrical and Computer Engineering Dept, University of Alabama Huntsville, Huntsville, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Dept, University of Alabama Huntsville, Huntsville, AL, USA","institution_ids":["https://openalex.org/I82495205"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074383785","display_name":"J. Blizzard","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Blizzard","raw_affiliation_strings":["Cadence Design Systems, Plano, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Plano, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7566,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.91370279,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"4653","last_page":"4656"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6627352833747864},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5768970251083374},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5469220280647278},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5238226056098938},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48963361978530884},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4729083478450775},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4403543472290039},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43029579520225525},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08303529024124146}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6627352833747864},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5768970251083374},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5469220280647278},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5238226056098938},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48963361978530884},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4729083478450775},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4403543472290039},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43029579520225525},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08303529024124146},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1547461401","https://openalex.org/W1598409309","https://openalex.org/W1606110495","https://openalex.org/W1853229376","https://openalex.org/W2097426967","https://openalex.org/W2101647015","https://openalex.org/W2102550826","https://openalex.org/W2109970735","https://openalex.org/W2153458792","https://openalex.org/W2165765534","https://openalex.org/W2532294628"],"related_works":["https://openalex.org/W2065289416","https://openalex.org/W2502691491","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049"],"abstract_inverted_index":{"In":[0],"November":[1],"2001,":[2],"the":[3,12,15,19,27,51,81,86],"National":[4],"Institute":[5],"of":[6,11,75],"Standards":[7],"and":[8,65],"Technology":[9],"(NIST)":[10],"USA":[13],"chose":[14],"Rijndael":[16],"algorithm":[17,53],"as":[18],"suitable":[20],"Advanced":[21],"Encryption":[22,29],"Standard":[23,30],"(AES)":[24],"to":[25],"replace":[26],"Data":[28],"(DES)":[31],"algorithm.":[32],"Since":[33],"then,":[34],"many":[35],"hardware":[36],"implementations":[37],"have":[38],"been":[39],"proposed":[40],"in":[41,78,85],"literature.":[42],"We":[43],"present":[44],"a":[45,55,72],"hardware-efficient":[46],"design":[47],"increasing":[48],"throughput":[49,74,83],"for":[50],"AES":[52],"using":[54,61],"high-speed":[56],"parallel":[57],"pipelined":[58],"architecture.":[59],"By":[60],"an":[62],"efficient":[63],"inter-round":[64],"intra-round":[66],"pipeline":[67],"design,":[68],"our":[69],"implementation":[70],"achieves":[71],"high":[73],"29.77":[76],"Gbit/s":[77],"encryption":[79],"whereas":[80],"highest":[82],"reported":[84],"literature":[87],"is":[88],"21.54":[89],"Gbit/s.":[90]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}