{"id":"https://openalex.org/W2162650859","doi":"https://doi.org/10.1109/iscas.2005.1465645","title":"VLSI Architecture of Low Memory and High Speed 2-D Lifting-Based Discrete Wavelet Transform for JPEG2000 Applications","display_name":"VLSI Architecture of Low Memory and High Speed 2-D Lifting-Based Discrete Wavelet Transform for JPEG2000 Applications","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2162650859","doi":"https://doi.org/10.1109/iscas.2005.1465645","mag":"2162650859"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025986552","display_name":"Jen\u2010Shiun Chiang","orcid":"https://orcid.org/0000-0001-7536-8967"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Shiun Chiang","raw_affiliation_strings":["Department of Electrical Engineering, Multimedia IC Design Laboratory, Tamkang University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Multimedia IC Design Laboratory, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070037368","display_name":"Chih\u2010Hsien Hsia","orcid":"https://orcid.org/0000-0003-2665-0821"},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hsien Hsia","raw_affiliation_strings":["Department of Electrical Engineering, Multimedia IC Design Laboratory, Tamkang University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Multimedia IC Design Laboratory, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059238302","display_name":"Hsin-Jung Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Jung Chen","raw_affiliation_strings":["Department of Electrical Engineering, Multimedia IC Design Laboratory, Tamkang University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Multimedia IC Design Laboratory, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113693790","display_name":"Te-Jung Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Te-Jung Lo","raw_affiliation_strings":["Department of Electrical Engineering, Multimedia IC Design Laboratory, Tamkang University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Multimedia IC Design Laboratory, Tamkang University, Taipei, Taiwan","institution_ids":["https://openalex.org/I107470533"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107470533"],"apc_list":null,"apc_paid":null,"fwci":1.5357,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.8538215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"4554","last_page":"4557"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7953506112098694},{"id":"https://openalex.org/keywords/jpeg-2000","display_name":"JPEG 2000","score":0.7426720261573792},{"id":"https://openalex.org/keywords/discrete-wavelet-transform","display_name":"Discrete wavelet transform","score":0.7178781628608704},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6918890476226807},{"id":"https://openalex.org/keywords/lifting-scheme","display_name":"Lifting scheme","score":0.616191565990448},{"id":"https://openalex.org/keywords/lossless-compression","display_name":"Lossless compression","score":0.5073835253715515},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4684253931045532},{"id":"https://openalex.org/keywords/wavelet","display_name":"Wavelet","score":0.46685343980789185},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4509909451007843},{"id":"https://openalex.org/keywords/second-generation-wavelet-transform","display_name":"Second-generation wavelet transform","score":0.43474578857421875},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42422258853912354},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.41327688097953796},{"id":"https://openalex.org/keywords/wavelet-transform","display_name":"Wavelet transform","score":0.4082815945148468},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3987159729003906},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.3848954439163208},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3180297613143921},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.317058801651001},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.31512686610221863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3076978027820587},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25126713514328003},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23913118243217468},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.19421643018722534},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13110953569412231},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.072838693857193}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7953506112098694},{"id":"https://openalex.org/C69216139","wikidata":"https://www.wikidata.org/wiki/Q931783","display_name":"JPEG 2000","level":5,"score":0.7426720261573792},{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.7178781628608704},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6918890476226807},{"id":"https://openalex.org/C199550912","wikidata":"https://www.wikidata.org/wiki/Q3238415","display_name":"Lifting scheme","level":5,"score":0.616191565990448},{"id":"https://openalex.org/C81081738","wikidata":"https://www.wikidata.org/wiki/Q55542","display_name":"Lossless compression","level":3,"score":0.5073835253715515},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4684253931045532},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.46685343980789185},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4509909451007843},{"id":"https://openalex.org/C111350171","wikidata":"https://www.wikidata.org/wiki/Q7443700","display_name":"Second-generation wavelet transform","level":5,"score":0.43474578857421875},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42422258853912354},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.41327688097953796},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.4082815945148468},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3987159729003906},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.3848954439163208},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3180297613143921},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.317058801651001},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.31512686610221863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3076978027820587},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25126713514328003},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23913118243217468},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.19421643018722534},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13110953569412231},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.072838693857193}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1465645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:tkuir.lib.tku.edu.tw:987654321/70594","is_oa":false,"landing_page_url":"https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70594","pdf_url":null,"source":{"id":"https://openalex.org/S4406922698","display_name":"Tamkang University Institutional Repository (TKUIR)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1483528886","https://openalex.org/W2007220779","https://openalex.org/W2015370045","https://openalex.org/W2020919250","https://openalex.org/W2117188745","https://openalex.org/W2131196771","https://openalex.org/W2132984323","https://openalex.org/W2133345982","https://openalex.org/W2149587638","https://openalex.org/W2166982406","https://openalex.org/W3142380300","https://openalex.org/W3149346066","https://openalex.org/W4251101141","https://openalex.org/W4285719527","https://openalex.org/W6679488601","https://openalex.org/W6793083922"],"related_works":["https://openalex.org/W2059234650","https://openalex.org/W1588899229","https://openalex.org/W2386482837","https://openalex.org/W2169405113","https://openalex.org/W2218546657","https://openalex.org/W2371385084","https://openalex.org/W2534725092","https://openalex.org/W2013943429","https://openalex.org/W1976022598","https://openalex.org/W2366754136"],"abstract_inverted_index":{"The":[0,21,46,107],"paper":[1],"presents":[2],"a":[3,95],"low":[4,39],"memory":[5,40,108],"and":[6,33,42,62,66,83,93,118],"high":[7,43],"speed":[8,44],"VLSI":[9,70,98],"architecture":[10,22,50],"for":[11,69],"2D":[12,96,114],"lifting-based":[13,48],"lossless":[14],"5/3":[15],"filter":[16],"discrete":[17],"wavelet":[18],"transform":[19],"(DWT).":[20],"is":[23,67,116],"based":[24],"on":[25,87],"the":[26,52,88,111],"proposed":[27,47,89],"interlaced":[28],"read":[29],"scan":[30],"algorithm":[31],"(IRSA)":[32],"parallel":[34],"scheme":[35],"processing":[36],"to":[37,76],"achieve":[38],"size":[41],"operation.":[45],"DWT":[49,97,115],"has":[51],"advantages":[53],"of":[54,81,110],"lower":[55],"computational":[56],"complexity,":[57],"transforming":[58],"signal":[59],"with":[60],"extension,":[61],"regular":[63],"data":[64],"flow,":[65],"suitable":[68],"implementation.":[71],"It":[72],"can":[73,120],"be":[74],"applied":[75],"real":[77],"time":[78],"image/video":[79],"operation":[80],"JPEG2000":[82],"MPEG-4":[84],"applications.":[85],"Basing":[86],"architecture,":[90],"we":[91],"designed":[92],"simulated":[94],"chip":[99],"by":[100],"0.35":[101],"/spl":[102],"mu/m":[103],"1P4M":[104],"CMOS":[105],"technology.":[106],"requirement":[109],"N/spl":[112],"times/N":[113],"N,":[117],"it":[119],"operate":[121],"at":[122],"100":[123],"MHz":[124],"clock":[125],"frequency.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}