{"id":"https://openalex.org/W2098405901","doi":"https://doi.org/10.1109/iscas.2005.1465600","title":"Optimal 2 sub-bank memory architecture for Bit Plane Coder of JPEG2000","display_name":"Optimal 2 sub-bank memory architecture for Bit Plane Coder of JPEG2000","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2098405901","doi":"https://doi.org/10.1109/iscas.2005.1465600","mag":"2098405901"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101523397","display_name":"Amit Kumar Gupta","orcid":"https://orcid.org/0000-0002-2875-5216"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"A.K. Gupta","raw_affiliation_strings":["University of New South Wales, Sydney, Australia","New South Wales Univ., Sydney, NSW, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"New South Wales Univ., Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004862330","display_name":"Saeid Nooshabadi","orcid":"https://orcid.org/0000-0001-8596-1350"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"S. Nooshabadi","raw_affiliation_strings":["University of New South Wales, Sydney, Australia","New South Wales Univ., Sydney, NSW, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"New South Wales Univ., Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056716947","display_name":"David Taubman","orcid":"https://orcid.org/0000-0002-8458-6402"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"D. Taubman","raw_affiliation_strings":["University of New South Wales, Sydney, Australia","New South Wales Univ., Sydney, NSW, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"New South Wales Univ., Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7945,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86371162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"4373","last_page":"4376"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9757000207901001,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7587485909461975},{"id":"https://openalex.org/keywords/jpeg-2000","display_name":"JPEG 2000","score":0.7100614309310913},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.7022090554237366},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5894232988357544},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.578632116317749},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5639293789863586},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5410505533218384},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5145222544670105},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5036610960960388},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.49205726385116577},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49085694551467896},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.464851975440979},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.448588103055954},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4404549300670624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4338147044181824},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3851964473724365},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3528432846069336},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.20639169216156006},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.16074934601783752},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06815972924232483}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7587485909461975},{"id":"https://openalex.org/C69216139","wikidata":"https://www.wikidata.org/wiki/Q931783","display_name":"JPEG 2000","level":5,"score":0.7100614309310913},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.7022090554237366},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5894232988357544},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.578632116317749},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5639293789863586},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5410505533218384},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5145222544670105},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5036610960960388},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.49205726385116577},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49085694551467896},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.464851975440979},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.448588103055954},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4404549300670624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4338147044181824},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3851964473724365},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3528432846069336},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.20639169216156006},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.16074934601783752},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06815972924232483}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1479967673","https://openalex.org/W1581055665","https://openalex.org/W2045855607","https://openalex.org/W2131797921","https://openalex.org/W2132573196","https://openalex.org/W2167120242","https://openalex.org/W6634890284"],"related_works":["https://openalex.org/W2155373950","https://openalex.org/W2587873888","https://openalex.org/W3029446734","https://openalex.org/W1707075782","https://openalex.org/W2041174925","https://openalex.org/W1569262345","https://openalex.org/W1993089791","https://openalex.org/W2782503170","https://openalex.org/W4233816696","https://openalex.org/W2047684617"],"abstract_inverted_index":{"The":[0,37,95,103],"JPEG2000":[1],"image":[2],"compression":[3],"standard":[4],"is":[5,25,42,98],"designed":[6],"to":[7,29,53,122],"cater":[8],"for":[9],"the":[10,45,54,71,80,111,115,119],"needs":[11],"of":[12,16,44,50,59,70,79,108,114],"a":[13,67,129],"large":[14],"span":[15],"applications,":[17],"including":[18],"numerous":[19],"consumer":[20],"products.":[21],"However,":[22],"its":[23,30,61,123],"use":[24],"still":[26],"restricted":[27],"due":[28],"high":[31,68,88],"computational":[32],"and":[33,64,84,127],"memory":[34,56,62,82,93,116,120,132],"intensive":[35,48],"nature.":[36],"bit":[38],"plane":[39],"coder":[40],"(BPC)":[41],"one":[43],"main":[46],"resource":[47],"components":[49],"JPEG2000.":[51],"Due":[52],"unique":[55],"access":[57],"requirements":[58,83],"BPC,":[60],"controller":[63],"organisation":[65],"contribute":[66],"percentage":[69],"overall":[72,96],"hardware":[73,112],"cost.":[74],"We":[75],"present":[76],"an":[77,86],"analysis":[78],"BPC":[81],"propose":[85],"optimal":[87],"speed":[89],"2":[90],"sub-bank":[91],"based":[92],"architecture.":[94],"architecture":[97],"implemented":[99],"using":[100,128],"Altera":[101],"FPGA.":[102],"experimental":[104],"results":[105],"show":[106],"savings":[107],"77%":[109],"in":[110],"cost":[113],"by":[117],"keeping":[118],"requirement":[121],"theoretical":[124],"lower":[125],"limit":[126],"very":[130],"simple":[131],"controller.":[133]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}