{"id":"https://openalex.org/W2100089508","doi":"https://doi.org/10.1109/iscas.2005.1465569","title":"A New 4.3 ppm/\u00b0C Voltage Reference Using Standard CMOS Process with 1V Supply Voltage","display_name":"A New 4.3 ppm/\u00b0C Voltage Reference Using Standard CMOS Process with 1V Supply Voltage","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2100089508","doi":"https://doi.org/10.1109/iscas.2005.1465569","mag":"2100089508"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082180297","display_name":"Q.X. Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Q.X. Zhang","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, CICS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, , Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, CICS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062730461","display_name":"Liter Siek","orcid":"https://orcid.org/0000-0002-0415-6497"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"L. Siek","raw_affiliation_strings":["Centre for Integrated Circuits and Systems, CICS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, , Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems, CICS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5983,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.72003382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4249","last_page":"4252"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7862776517868042},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7569273710250854},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6680620908737183},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6458873748779297},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6382315158843994},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6326940059661865},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.590120792388916},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5492650270462036},{"id":"https://openalex.org/keywords/temperature-coefficient","display_name":"Temperature coefficient","score":0.5469971299171448},{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.49738791584968567},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4476644992828369},{"id":"https://openalex.org/keywords/overdrive-voltage","display_name":"Overdrive voltage","score":0.4134274423122406},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.40277814865112305},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.26105761528015137},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16008669137954712}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7862776517868042},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7569273710250854},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6680620908737183},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6458873748779297},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6382315158843994},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6326940059661865},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.590120792388916},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5492650270462036},{"id":"https://openalex.org/C16643434","wikidata":"https://www.wikidata.org/wiki/Q898642","display_name":"Temperature coefficient","level":2,"score":0.5469971299171448},{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.49738791584968567},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4476644992828369},{"id":"https://openalex.org/C195905723","wikidata":"https://www.wikidata.org/wiki/Q7113634","display_name":"Overdrive voltage","level":5,"score":0.4134274423122406},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.40277814865112305},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26105761528015137},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16008669137954712},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1564201208","https://openalex.org/W1566916904","https://openalex.org/W1661368752","https://openalex.org/W2067658274","https://openalex.org/W2105330050","https://openalex.org/W2133201500","https://openalex.org/W2164546195","https://openalex.org/W3147616483"],"related_works":["https://openalex.org/W2348464439","https://openalex.org/W2038852706","https://openalex.org/W2391314465","https://openalex.org/W2359920985","https://openalex.org/W3110629593","https://openalex.org/W2370349252","https://openalex.org/W2916573520","https://openalex.org/W2225727459","https://openalex.org/W2911445502","https://openalex.org/W2082483079"],"abstract_inverted_index":{"A":[0],"new":[1],"1":[2,65],"V":[3,31,34],"supply":[4,18,62,69],"voltage":[5,14,19,63,70],"reference,":[6],"using":[7],"a":[8,37],"standard":[9],"CMOS":[10],"process,":[11],"with":[12],"threshold":[13,23],"close":[15],"to":[16,72,80],"the":[17,46,68,75],"is":[20],"proposed.":[21],"The":[22],"voltages":[24],"of":[25,39,64],"NMOS":[26],"and":[27,32,58],"PMOS":[28],"are":[29],"0.81":[30],"-1.05":[33],"respectively":[35],"at":[36,61],"temperature":[38,76],"-25/spl":[40,56],"deg/C.":[41,83],"Simulation":[42],"results":[43],"show":[44],"that":[45],"proposed":[47],"design":[48],"can":[49],"achieve":[50],"below":[51],"4.3":[52],"ppm//spl":[53,82],"deg/C":[54,57,60],"between":[55],"150/spl":[59],"V;":[66],"as":[67],"increases":[71,79],"2":[73],"V,":[74],"coefficient":[77],"only":[78],"9.3":[81]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}