{"id":"https://openalex.org/W2125004922","doi":"https://doi.org/10.1109/iscas.2005.1465531","title":"Ultra Low Voltage Design Considerations of SOI SRAM Memory Cells","display_name":"Ultra Low Voltage Design Considerations of SOI SRAM Memory Cells","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2125004922","doi":"https://doi.org/10.1109/iscas.2005.1465531","mag":"2125004922"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069473217","display_name":"Olivier Thomas","orcid":"https://orcid.org/0000-0001-7240-5259"},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"O. Thomas","raw_affiliation_strings":["Department of Microelectronic, Paris, France","Dept. of Microelectron., ISEP, Paris, France"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronic, Paris, France","institution_ids":[]},{"raw_affiliation_string":"Dept. of Microelectron., ISEP, Paris, France","institution_ids":["https://openalex.org/I122941322"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085302899","display_name":"Ayed Ben Amara","orcid":"https://orcid.org/0000-0002-8673-1722"},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Amara","raw_affiliation_strings":["Department of Microelectronic, Paris, France","Dept. of Microelectron., ISEP, Paris, France"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronic, Paris, France","institution_ids":[]},{"raw_affiliation_string":"Dept. of Microelectron., ISEP, Paris, France","institution_ids":["https://openalex.org/I122941322"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5069473217"],"corresponding_institution_ids":["https://openalex.org/I122941322"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.74750821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4094","last_page":"4097"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.9403749704360962},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8902146816253662},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6667371392250061},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.5128450989723206},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5019016265869141},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.44566667079925537},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43586987257003784},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4331352710723877},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4160911738872528},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3978625535964966},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3848778307437897},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3062007427215576},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3043854236602783},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22814875841140747},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.21976613998413086},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17622047662734985}],"concepts":[{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.9403749704360962},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8902146816253662},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6667371392250061},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.5128450989723206},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5019016265869141},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.44566667079925537},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43586987257003784},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4331352710723877},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4160911738872528},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3978625535964966},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3848778307437897},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3062007427215576},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3043854236602783},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22814875841140747},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.21976613998413086},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17622047662734985}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465531","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W380348012","https://openalex.org/W1896973036","https://openalex.org/W1966298615","https://openalex.org/W2002612140","https://openalex.org/W2003358164","https://openalex.org/W2129973862","https://openalex.org/W2133467019","https://openalex.org/W2170331381","https://openalex.org/W2539969359","https://openalex.org/W4299445790"],"related_works":["https://openalex.org/W2042526628","https://openalex.org/W2018483002","https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2793465010","https://openalex.org/W2915176329","https://openalex.org/W1504951709"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,48,54,66],"systematic":[4],"design":[5,21],"methodology":[6],"dedicated":[7],"to":[8,25,35,47],"partially":[9],"depleted":[10],"SOI":[11],"(PD-SOI)":[12],"SRAM":[13,51],"memory":[14],"cells.":[15],"We":[16],"have":[17,59],"adapted":[18],"the":[19,29,36],"conventional":[20,49],"methods":[22],"in":[23],"order":[24],"take":[26],"into":[27],"account":[28],"secondary":[30],"effects":[31],"that":[32],"are":[33,71],"related":[34],"PD-SOI":[37,69],"floating":[38],"body":[39],"transistor.":[40],"The":[41],"method":[42],"has":[43],"been":[44],"applied":[45],"both":[46],"6-transistor":[50],"cell":[52,57],"and":[53],"4-transistor":[55],"self-refresh":[56],"we":[58],"developed.":[60],"Comparisons":[61],"based":[62],"on":[63],"simulations":[64],"using":[65],"130":[67],"nm":[68],"technology":[70],"presented.":[72]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}