{"id":"https://openalex.org/W2162753134","doi":"https://doi.org/10.1109/iscas.2005.1465504","title":"An FMDLL Based Dual-Loop Frequency Synthesizer for 5GHz WLAN Applications","display_name":"An FMDLL Based Dual-Loop Frequency Synthesizer for 5GHz WLAN Applications","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2162753134","doi":"https://doi.org/10.1109/iscas.2005.1465504","mag":"2162753134"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101567065","display_name":"Ting Wu","orcid":"https://orcid.org/0000-0002-2644-4203"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ting Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036789252","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-6233-8934"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.K. Hanumolu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087380835","display_name":"Kartikeya Mayaram","orcid":"https://orcid.org/0000-0003-0383-7589"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Mayaram","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.34569569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"3986","last_page":"3989"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.8340654373168945},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.8074554800987244},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7436844110488892},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6650777459144592},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6562435626983643},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6019322276115417},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5935508608818054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5646480321884155},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5149615406990051},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4598025381565094},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.4462772011756897},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3593881130218506},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2789771556854248},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.18096378445625305},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1202118992805481}],"concepts":[{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.8340654373168945},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.8074554800987244},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7436844110488892},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6650777459144592},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6562435626983643},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6019322276115417},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5935508608818054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5646480321884155},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5149615406990051},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4598025381565094},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.4462772011756897},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3593881130218506},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2789771556854248},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.18096378445625305},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1202118992805481},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1465504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.65.8371","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.65.8371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://eecs.oregonstate.edu/~moon/research/files/iscas05_fmdll.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1527476917","https://openalex.org/W1995350942","https://openalex.org/W2057262982","https://openalex.org/W2116039425","https://openalex.org/W2125521753","https://openalex.org/W2134899771","https://openalex.org/W2143232235","https://openalex.org/W2788760024","https://openalex.org/W6649062398","https://openalex.org/W6680896232"],"related_works":["https://openalex.org/W2166555237","https://openalex.org/W2622028395","https://openalex.org/W2161572852","https://openalex.org/W4386197759","https://openalex.org/W2389258116","https://openalex.org/W2393010087","https://openalex.org/W2078991038","https://openalex.org/W2376421545","https://openalex.org/W2085299594","https://openalex.org/W2144432296"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,34,54,87,94,107],"new":[3,108],"dual-loop":[4,55,88],"frequency":[5,24,35,56,89,110],"synthesizer":[6,57,90],"for":[7,49],"5":[8,38],"GHz":[9,29],"wireless":[10],"local-area":[11],"network":[12],"(WLAN)":[13],"applications.":[14],"In":[15],"line":[16],"with":[17,33],"the":[18,22,42,45,82,98,117,124,129,132,137],"IEEE":[19,69],"802.11a":[20],"standard,":[21],"output":[23],"is":[25,79,91],"targeted":[26],"at":[27],"5.15":[28],"to":[30,60,136],"5.35":[31],"GHz,":[32],"step":[36],"of":[37,44,62,85,131],"MHz.":[39],"To":[40,101],"make":[41],"use":[43,130],"ring-type":[46],"VCO":[47],"feasible":[48],"this":[50,103],"application,":[51],"we":[52,105],"adopted":[53],"architecture":[58],"similar":[59],"that":[61,81],"T.":[63],"Aytur":[64],"and":[65,73],"J.":[66],"Khoury":[67],"(see":[68],"Int.":[70],"Symp.":[71],"Circuits":[72],"Systems,":[74],"p.17-20,":[75],"1997).":[76],"However,":[77],"it":[78],"critical":[80],"primary":[83],"loop":[84,113],"such":[86],"supported":[92],"by":[93,128],"low-noise":[95],"reference":[96],"(by":[97],"peripheral":[99,118],"loop).":[100],"address":[102],"problem,":[104],"propose":[106],"fractional":[109],"multiplying":[111],"delay-locked":[112],"(FMDLL)":[114],"working":[115],"as":[116],"loop.":[119],"MATLAB":[120],"simulation":[121],"results":[122],"demonstrate":[123],"phase":[125],"noise":[126],"improvement":[127],"proposed":[133],"FMDLL":[134],"compared":[135],"conventional":[138],"design.":[139]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}