{"id":"https://openalex.org/W2102293774","doi":"https://doi.org/10.1109/iscas.2005.1465487","title":"Analog Networks for Mixed Domain Spatiotemporal Filtering","display_name":"Analog Networks for Mixed Domain Spatiotemporal Filtering","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2102293774","doi":"https://doi.org/10.1109/iscas.2005.1465487","mag":"2102293774"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103385115","display_name":"Henry M. D. Ip","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"H.M.D. Ip","raw_affiliation_strings":["Department of Bioengineering, Imperial College London, UK","Dept. of Bioeng., Imperial Coll. London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Bioengineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Bioeng., Imperial Coll. London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061192370","display_name":"Emmanuel M. Drakakis","orcid":"https://orcid.org/0000-0001-6649-0573"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"E.M. Drakakis","raw_affiliation_strings":["Department of Bioengineering, Imperial College London, UK","Dept. of Bioeng., Imperial Coll. London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Bioengineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Bioeng., Imperial Coll. London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027222571","display_name":"Anil A. Bharath","orcid":"https://orcid.org/0000-0001-8808-2714"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A.A. Bharath","raw_affiliation_strings":["Department of Bioengineering, Imperial College London, UK","Dept. of Bioeng., Imperial Coll. London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Bioengineering, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Bioeng., Imperial Coll. London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103385115"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":1.7461,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84125388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"49","issue":null,"first_page":"3918","last_page":"3921"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.7275540828704834},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6832453012466431},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.5961622595787048},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5944275856018066},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5498438477516174},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5315204858779907},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5180187821388245},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4318118393421173},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3815591037273407},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20519819855690002},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1715085804462433},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1504577398300171},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12908223271369934},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09128698706626892},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.09099206328392029},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09050476551055908}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.7275540828704834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6832453012466431},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.5961622595787048},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5944275856018066},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5498438477516174},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5315204858779907},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5180187821388245},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4318118393421173},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3815591037273407},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20519819855690002},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1715085804462433},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1504577398300171},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12908223271369934},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09128698706626892},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.09099206328392029},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09050476551055908},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W602120217","https://openalex.org/W1512020958","https://openalex.org/W1594101521","https://openalex.org/W1949838888","https://openalex.org/W1968071966","https://openalex.org/W2040859638","https://openalex.org/W2124214878","https://openalex.org/W2137316616","https://openalex.org/W2147258697","https://openalex.org/W2157440339","https://openalex.org/W2160121923","https://openalex.org/W2161119306","https://openalex.org/W4252971721"],"related_works":["https://openalex.org/W2366352762","https://openalex.org/W2613964090","https://openalex.org/W2081322886","https://openalex.org/W2380425739","https://openalex.org/W2349324463","https://openalex.org/W1988313539","https://openalex.org/W2027541371","https://openalex.org/W2380535488","https://openalex.org/W2371144154","https://openalex.org/W2029980887"],"abstract_inverted_index":{"An":[0],"analog":[1],"network":[2,25,39],"topology":[3],"suitable":[4],"for":[5],"implementing":[6],"continuous-time/discrete-space":[7],"mixed":[8],"domain":[9],"rational":[10],"spatiotemporal":[11],"transfer":[12],"functions":[13],"is":[14],"proposed.":[15],"We":[16],"also":[17],"provide":[18],"a":[19,38,41],"generic":[20],"VLSI-compatible":[21],"implementation":[22],"of":[23,37],"the":[24,34],"based":[26],"on":[27],"continuous-time":[28],"integrators.":[29],"Numerical":[30],"simulation":[31],"results":[32],"confirm":[33],"expected":[35],"operation":[36],"realizing":[40],"first":[42],"order":[43],"velocity":[44],"selective":[45],"filter.":[46]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}