{"id":"https://openalex.org/W2138367171","doi":"https://doi.org/10.1109/iscas.2005.1465404","title":"Optimized Design of Source Coupled Logic Gates in GaAs HEMT Technology","display_name":"Optimized Design of Source Coupled Logic Gates in GaAs HEMT Technology","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2138367171","doi":"https://doi.org/10.1109/iscas.2005.1465404","mag":"2138367171"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465404","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465404","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"G. Palumbo","raw_affiliation_strings":["Dipartimento Elettrico, Elettronico e Sistemistico, Universit\u00e0 di Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento Elettrico, Elettronico e Sistemistico, Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081472410","display_name":"Pasquale Tommasino","orcid":"https://orcid.org/0000-0002-3744-2158"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Tommasino","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044422028"],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19831895,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3583","last_page":"3586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-electron-mobility-transistor","display_name":"High-electron-mobility transistor","score":0.8451023101806641},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.7122132182121277},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6711976528167725},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6047114729881287},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5382305383682251},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5043436288833618},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32860350608825684},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29399582743644714},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24715960025787354},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16639652848243713}],"concepts":[{"id":"https://openalex.org/C162057924","wikidata":"https://www.wikidata.org/wiki/Q1617706","display_name":"High-electron-mobility transistor","level":4,"score":0.8451023101806641},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.7122132182121277},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6711976528167725},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6047114729881287},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5382305383682251},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5043436288833618},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32860350608825684},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29399582743644714},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24715960025787354},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16639652848243713}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465404","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465404","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W636881474","https://openalex.org/W2001683881","https://openalex.org/W2022591025","https://openalex.org/W2095875220","https://openalex.org/W2097154741","https://openalex.org/W2102842283","https://openalex.org/W2123702017"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2034656493","https://openalex.org/W2362904186","https://openalex.org/W2114232017","https://openalex.org/W2769457990","https://openalex.org/W4281385583","https://openalex.org/W2139145693"],"abstract_inverted_index":{"A":[0],"simple":[1],"model":[2,32,61],"for":[3,49],"the":[4,46,63,75],"propagation":[5,30,88],"delay":[6,31,89],"of":[7,13,45,62],"source":[8],"coupled":[9],"logic":[10],"gates":[11],"composed":[12],"a":[14,18,38,58],"differential":[15],"pair":[16],"and":[17,68],"common":[19],"drain":[20],"output":[21],"buffer":[22],"in":[23,87],"III-V":[24],"HEMT":[25],"technology":[26],"is":[27,66],"proposed.":[28],"The":[29,52],"has":[33,54],"been":[34,55,85],"used":[35],"to":[36,57,71],"develop":[37],"design":[39,44],"strategy":[40],"that":[41],"permits":[42],"pencil-and-paper":[43],"gates,":[47],"accounting":[48],"power-delay":[50],"trade-off.":[51],"methodology":[53],"applied":[56],"charge-control":[59],"high-frequency":[60],"HEMT,":[64],"but":[65],"general-purpose":[67],"applicable":[69],"also":[70],"different":[72],"models.":[73],"In":[74],"present":[76],"case,":[77],"percentage":[78],"errors":[79],"lower":[80],"than":[81],"15":[82],"%":[83],"have":[84],"found":[86],"evaluation.":[90]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}