{"id":"https://openalex.org/W2162790996","doi":"https://doi.org/10.1109/iscas.2005.1465402","title":"Fast Estimation of Area-Delay Trade-offs in Circuit Sizing","display_name":"Fast Estimation of Area-Delay Trade-offs in Circuit Sizing","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2162790996","doi":"https://doi.org/10.1109/iscas.2005.1465402","mag":"2162790996"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109926098","display_name":"S.K. Karandikar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.K. Karandikar","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I1329528197","display_name":"Minneapolis Institute of Arts","ror":"https://ror.org/019xw1562","country_code":"US","type":"archive","lineage":["https://openalex.org/I1329528197"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.S. Sapatnekar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I1329528197"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7269,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76191457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1292","issue":null,"first_page":"3575","last_page":"3578"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7107133865356445},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.6915555000305176},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.678429126739502},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.6589099764823914},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6567448973655701},{"id":"https://openalex.org/keywords/fidelity","display_name":"Fidelity","score":0.6221053600311279},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5430163741111755},{"id":"https://openalex.org/keywords/high-fidelity","display_name":"High fidelity","score":0.5247885584831238},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4526115357875824},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41355210542678833},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35135066509246826},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.34595176577568054},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3449462056159973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15236437320709229},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13563650846481323},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1337873339653015},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1179896891117096},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08432698249816895},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07553482055664062},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06609275937080383}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7107133865356445},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.6915555000305176},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.678429126739502},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.6589099764823914},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6567448973655701},{"id":"https://openalex.org/C2776459999","wikidata":"https://www.wikidata.org/wiki/Q2119376","display_name":"Fidelity","level":2,"score":0.6221053600311279},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5430163741111755},{"id":"https://openalex.org/C113364801","wikidata":"https://www.wikidata.org/wiki/Q26674","display_name":"High fidelity","level":2,"score":0.5247885584831238},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4526115357875824},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41355210542678833},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35135066509246826},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.34595176577568054},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3449462056159973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15236437320709229},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13563650846481323},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1337873339653015},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1179896891117096},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08432698249816895},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07553482055664062},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06609275937080383},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1569550779","https://openalex.org/W1817545098","https://openalex.org/W2088115909","https://openalex.org/W2128090256","https://openalex.org/W2132850565","https://openalex.org/W2135250302","https://openalex.org/W2141907973","https://openalex.org/W2144087295","https://openalex.org/W2149661268","https://openalex.org/W6630623413","https://openalex.org/W6634336121"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2188730438","https://openalex.org/W2367816239","https://openalex.org/W2034656493","https://openalex.org/W1875529755","https://openalex.org/W1997308464","https://openalex.org/W2123314372"],"abstract_inverted_index":{"Appropriately":[0],"sizing":[1],"a":[2,12,26,36,43,53,57,66],"circuit":[3,27],"can":[4],"improve":[5],"its":[6],"performance":[7],"significantly.":[8],"However,":[9],"this":[10],"is":[11,18],"time":[13],"consuming":[14],"transform,":[15],"and":[16],"it":[17],"therefore":[19],"difficult":[20],"to":[21,59],"compare":[22],"different":[23],"implementations":[24],"of":[25,30,46,52,85],"in":[28,87],"terms":[29],"the":[31,47,61,74,88],"cost":[32],"overhead":[33],"required":[34],"for":[35,65],"particular":[37],"delay":[38],"target.":[39],"This":[40],"paper":[41],"presents":[42],"fast":[44],"estimator":[45],"complete":[48],"area-delay":[49,76],"trade-off":[50],"curve":[51],"given":[54,67],"circuit,":[55],"allowing":[56],"designer":[58],"choose":[60],"most":[62],"appropriate":[63],"implementation":[64],"delay.":[68],"We":[69],"observe":[70],"excellent":[71],"fidelity":[72],"with":[73,81],"actual":[75],"curves":[77],"(94.13%":[78],"correct":[79],"comparisons),":[80],"an":[82],"average":[83],"error":[84],"5.76%":[86],"area":[89],"differences":[90],"predicted.":[91]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}