{"id":"https://openalex.org/W2163358790","doi":"https://doi.org/10.1109/iscas.2005.1465398","title":"Power and Delay Analysis of 4:2 Compressor Cells","display_name":"Power and Delay Analysis of 4:2 Compressor Cells","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2163358790","doi":"https://doi.org/10.1109/iscas.2005.1465398","mag":"2163358790"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109926381","display_name":"G.M. Howard","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"G.M. Howard","raw_affiliation_strings":["Research Centre for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Research Centre for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056722894","display_name":"P. Mokrian","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"P. Mokrian","raw_affiliation_strings":["Research Centre for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Research Centre for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Ahmadi","raw_affiliation_strings":["Research Centre for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Research Centre for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114376306","display_name":"William C. Miller","orcid":"https://orcid.org/0000-0003-3060-0210"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"W.C. Miller","raw_affiliation_strings":["Research Centre for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Research Centre for Integrated Microsystems, Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109926381"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.21660988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"3559","last_page":"3562"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gas-compressor","display_name":"Gas compressor","score":0.732837438583374},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6441053152084351},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6272323727607727},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5534032583236694},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5322014689445496},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.522165060043335},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5043073892593384},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.44130900502204895},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4319068491458893},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.4128255546092987},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3938785195350647},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30873727798461914},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.255487859249115}],"concepts":[{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.732837438583374},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6441053152084351},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6272323727607727},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5534032583236694},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5322014689445496},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.522165060043335},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5043073892593384},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.44130900502204895},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4319068491458893},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.4128255546092987},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3938785195350647},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30873727798461914},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.255487859249115},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1571837316","https://openalex.org/W1587217691","https://openalex.org/W1598341975","https://openalex.org/W1969584164","https://openalex.org/W2011776703","https://openalex.org/W2049534475","https://openalex.org/W2070848656","https://openalex.org/W2140863609","https://openalex.org/W2146714431","https://openalex.org/W2147970500","https://openalex.org/W2166567121"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2965791759","https://openalex.org/W2988242922","https://openalex.org/W2147530955","https://openalex.org/W2042750210","https://openalex.org/W2008009631","https://openalex.org/W1521268501","https://openalex.org/W2098419840","https://openalex.org/W2542337934","https://openalex.org/W2766377030"],"abstract_inverted_index":{"Several":[0],"low":[1],"power":[2,37,50],"and":[3,39,58],"high":[4],"speed":[5],"4:2":[6],"compressor":[7],"designs":[8],"of":[9,28,31,36,52,76],"various":[10],"digital":[11],"logic":[12],"styles":[13],"are":[14,22,63,69],"studied":[15],"in":[16,34,79],"this":[17],"paper.":[18],"HSPICE":[19],"simulation":[20],"results":[21],"provided":[23],"giving":[24],"a":[25,46],"clear":[26],"picture":[27],"the":[29,44,74,77],"performance":[30],"these":[32],"circuits":[33,54,68],"terms":[35],"dissipation":[38],"delay.":[40],"To":[41],"carry":[42],"out":[43],"analysis,":[45],"methodology":[47],"for":[48],"proper":[49],"measurement":[51],"pass-logic":[53],"has":[55],"been":[56],"developed":[57],"is":[59],"presented.":[60],"Finally,":[61],"recommendations":[62],"made":[64],"as":[65],"per":[66],"which":[67,80],"most":[70],"suitable":[71],"depending":[72],"on":[73],"needs":[75],"system":[78],"they":[81],"will":[82],"be":[83],"implemented.":[84]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}