{"id":"https://openalex.org/W2116063519","doi":"https://doi.org/10.1109/iscas.2005.1465397","title":"Automatic Monitor Generation from Regular Expression Based Specifications for Module Interface Verification","display_name":"Automatic Monitor Generation from Regular Expression Based Specifications for Module Interface Verification","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2116063519","doi":"https://doi.org/10.1109/iscas.2005.1465397","mag":"2116063519"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111582544","display_name":"Y. Kakiuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Kakiuchi","raw_affiliation_strings":["Graduate School of Information Science and Technology, Osaka University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science and Technology, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109336504","display_name":"Akira Kitajima","orcid":null},"institutions":[{"id":"https://openalex.org/I189513530","display_name":"Osaka Electro-Communication University","ror":"https://ror.org/056bksm23","country_code":"JP","type":"education","lineage":["https://openalex.org/I189513530"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Kitajima","raw_affiliation_strings":["Faculty of Information Science and Technology, Osaka Electro Communication University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Science and Technology, Osaka Electro Communication University, Japan","institution_ids":["https://openalex.org/I189513530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004804895","display_name":"Kiyoharu Hamaguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Hamaguchi","raw_affiliation_strings":["Graduate School of Information Science and Technology, Osaka University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science and Technology, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086884093","display_name":"Toshinobu Kashiwabara","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kashiwabara","raw_affiliation_strings":["Graduate School of Information Science and Technology, Osaka University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science and Technology, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.18002691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"3555","last_page":"3558"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8128803968429565},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.7224118709564209},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5739482641220093},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.5565953850746155},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5515074133872986},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.5225740671157837},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.505266010761261},{"id":"https://openalex.org/keywords/regular-expression","display_name":"Regular expression","score":0.4800587594509125},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4544551372528076},{"id":"https://openalex.org/keywords/expression","display_name":"Expression (computer science)","score":0.4157832860946655},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3186023235321045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0970182716846466},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07695835828781128},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.07298406958580017}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8128803968429565},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.7224118709564209},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5739482641220093},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.5565953850746155},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5515074133872986},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5225740671157837},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.505266010761261},{"id":"https://openalex.org/C121329065","wikidata":"https://www.wikidata.org/wiki/Q185612","display_name":"Regular expression","level":2,"score":0.4800587594509125},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4544551372528076},{"id":"https://openalex.org/C90559484","wikidata":"https://www.wikidata.org/wiki/Q778379","display_name":"Expression (computer science)","level":2,"score":0.4157832860946655},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3186023235321045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0970182716846466},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07695835828781128},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.07298406958580017},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2112134383","https://openalex.org/W2115764319","https://openalex.org/W2121099050","https://openalex.org/W2167263906","https://openalex.org/W4231022782","https://openalex.org/W4233440324","https://openalex.org/W4254738219","https://openalex.org/W6684698445"],"related_works":["https://openalex.org/W2563334590","https://openalex.org/W2807616588","https://openalex.org/W3094387502","https://openalex.org/W2922478741","https://openalex.org/W2119827098","https://openalex.org/W2052853109","https://openalex.org/W2146605784","https://openalex.org/W2075637111","https://openalex.org/W4388152937","https://openalex.org/W2906490231"],"abstract_inverted_index":{"In":[0,72,132],"order":[1],"to":[2,105,109],"verify":[3,67],"module":[4,19,48,68,80],"interfaces,":[5],"various":[6],"verification":[7,17,107,142],"methods":[8],"have":[9],"been":[10],"proposed.":[11],"This":[12,28],"paper":[13],"focuses":[14],"on":[15,86,145],"monitor-based":[16],"of":[18,40,47,79,114],"interfaces.":[20],"Monitor":[21],"circuits":[22,41,59],"are":[23,50,60],"usually":[24],"described":[25,51],"by":[26,62],"hand.":[27],"is":[29,152],"a":[30,54,83,99,106,141],"very":[31],"hard":[32],"task,":[33],"however,":[34],"since":[35],"it":[36],"requires":[37],"low-level":[38],"design":[39],"or":[42],"state":[43,136,150],"machines.":[44],"If":[45,120],"specifications":[46,78],"interfaces":[49,69,81],"in":[52,82,147],"more":[53,70],"comprehensive":[55],"way,":[56],"and":[57,139],"monitor":[58,100],"generated":[61],"the":[63,94,115,118,124,126,137],"description,":[64],"we":[65,76,97,135],"can":[66],"efficiently.":[71],"our":[73],"method,":[74,138],"first,":[75],"describe":[77],"language":[84],"based":[85,144],"regular":[87],"expressions,":[88],"then":[89],"construct":[90],"behavior":[91],"models":[92],"from":[93],"description.":[95],"Finally,":[96],"generate":[98],"circuit.":[101],"The":[102],"circuit":[103,127],"connects":[104],"target":[108,116],"check":[110],"whether":[111],"interface":[112,121],"behaviors":[113,122],"satisfy":[117],"specification.":[119],"violate":[123],"specification,":[125],"asserts":[128],"an":[129],"error":[130],"signal.":[131],"this":[133],"paper,":[134],"show":[140],"example":[143],"simulation":[146],"which":[148],"FSM":[149],"coverage":[151],"monitored.":[153]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}