{"id":"https://openalex.org/W2106247612","doi":"https://doi.org/10.1109/iscas.2005.1465387","title":"Application Specific Instruction-Set Processor Generation for Video Processing Based on Loop Optimization","display_name":"Application Specific Instruction-Set Processor Generation for Video Processing Based on Loop Optimization","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2106247612","doi":"https://doi.org/10.1109/iscas.2005.1465387","mag":"2106247612"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109992225","display_name":"M. Mbaye","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Mbaye","raw_affiliation_strings":["Department of Electrical Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065902799","display_name":"Normand B\u00e9langer","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"N. Belanger","raw_affiliation_strings":["Department of Electrical Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Y. Savaria","raw_affiliation_strings":["Department of Electrical Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074743707","display_name":"Samuel Pierre","orcid":"https://orcid.org/0000-0001-8063-8773"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Pierre","raw_affiliation_strings":["Department of Electrical Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":0.8839,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.73036342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"3515","last_page":"3518"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8644274473190308},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6727691888809204},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.6669657230377197},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6583928465843201},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5615236163139343},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5609480142593384},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5037693381309509},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.46225637197494507},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4516366124153137},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.450214684009552},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44685015082359314},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39643871784210205},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3930441737174988},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.364582896232605},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11595603823661804},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1000201404094696}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8644274473190308},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6727691888809204},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.6669657230377197},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6583928465843201},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5615236163139343},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5609480142593384},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5037693381309509},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.46225637197494507},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4516366124153137},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.450214684009552},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44685015082359314},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39643871784210205},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3930441737174988},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.364582896232605},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11595603823661804},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1000201404094696},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1465387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465387","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:23870","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/23870/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1535418005","https://openalex.org/W1627054999","https://openalex.org/W2075921636","https://openalex.org/W2111488604","https://openalex.org/W2118159862","https://openalex.org/W2132660104","https://openalex.org/W2138149471","https://openalex.org/W2140928152","https://openalex.org/W6636671767"],"related_works":["https://openalex.org/W2047885859","https://openalex.org/W2036206036","https://openalex.org/W2189543321","https://openalex.org/W2551798393","https://openalex.org/W2900306051","https://openalex.org/W3002622661","https://openalex.org/W1968980404","https://openalex.org/W1989457680","https://openalex.org/W2102568252","https://openalex.org/W2163046274"],"abstract_inverted_index":{"Until":[0],"recently,":[1],"application":[2,86,121],"specific":[3],"instruction-set":[4],"processor":[5],"(ASIP)":[6],"design":[7,48,64,74,99],"was":[8],"very":[9,123],"costly":[10],"and":[11,25,83],"complex.":[12],"Now,":[13],"ASIP":[14,102],"circuits":[15],"are":[16],"much":[17],"easier":[18],"to":[19,72,97],"develop":[20],"with":[21,88,116,125],"technologies":[22],"like":[23],"Tensilica":[24],"Altera":[26],"configurable":[27],"processors":[28],"that":[29],"provide":[30],"tools":[31],"enabling":[32],"effective":[33,50],"generation":[34],"of":[35,49,85,100],"RTL":[36],"(register":[37],"transfer":[38],"level)":[39],"code":[40],"for":[41,63,104],"ASIPs.":[42,75],"On":[43],"the":[44,47,98,110],"other":[45],"hand,":[46],"ASIPs":[51],"is":[52,91,95,122],"still":[53],"time-consuming,":[54],"because":[55],"existing":[56],"methodologies":[57],"largely":[58],"rely":[59],"on":[60,81,119],"designers'":[61],"knowledge":[62],"space":[65],"exploration.":[66],"The":[67,113],"paper":[68],"describes":[69],"a":[70,105,126],"methodology":[71],"help":[73],"An":[76],"iterative":[77],"profiling-driven":[78],"method":[79,94,118],"based":[80],"detection":[82],"acceleration":[84,114],"bottlenecks":[87],"specialized":[89],"instructions":[90],"proposed.":[92],"This":[93],"applied":[96],"an":[101],"adapted":[103],"video":[106],"processing":[107],"algorithm":[108],"-":[109],"Wiener":[111],"filter.":[112],"reached":[115],"our":[117],"this":[120],"significant,":[124],"speedup":[127],"factor":[128],"larger":[129],"than":[130],"10":[131],"over":[132],"optimized":[133],"software":[134],"code.":[135]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}