{"id":"https://openalex.org/W1587248296","doi":"https://doi.org/10.1109/iscas.2005.1465383","title":"Sub-operation Parallelism Optimization in SIMD Processor Synthesis and Its Experimental Evaluations","display_name":"Sub-operation Parallelism Optimization in SIMD Processor Synthesis and Its Experimental Evaluations","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1587248296","doi":"https://doi.org/10.1109/iscas.2005.1465383","mag":"1587248296"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465383","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465383","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Togawa","raw_affiliation_strings":["Department of Computer Science, Waseda University, Japan","[Dept. of Computer Science, Waseda University, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"[Dept. of Computer Science, Waseda University, Tokyo, Japan]","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040493381","display_name":"Y. Miyaoka","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Miyaoka","raw_affiliation_strings":["Department of Computer Science, Waseda University, Japan","[Dept. of Computer Science, Waseda University, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"[Dept. of Computer Science, Waseda University, Tokyo, Japan]","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":null,"display_name":"H. Kawazu","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Kawazu","raw_affiliation_strings":["Department of Computer Science, Waseda University, Japan","[Dept. of Computer Science, Waseda University, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"[Dept. of Computer Science, Waseda University, Tokyo, Japan]","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yanagisawa","raw_affiliation_strings":["Department of Computer Science, Waseda University, Japan","[Dept. of Computer Science, Waseda University, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"[Dept. of Computer Science, Waseda University, Tokyo, Japan]","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005334783","display_name":"Jumpei Uchida","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"J. Uchida","raw_affiliation_strings":["Department of Computer Science, Waseda University, Japan","[Dept. of Computer Science, Waseda University, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"[Dept. of Computer Science, Waseda University, Tokyo, Japan]","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072376291","display_name":"Tomi Ohtsuki","orcid":"https://orcid.org/0000-0002-4069-6917"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ohtsuki","raw_affiliation_strings":["Department of Computer Science, Waseda University, Japan","[Dept. of Computer Science, Waseda University, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"[Dept. of Computer Science, Waseda University, Tokyo, Japan]","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3499","last_page":"3502"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.9120462536811829},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8735194206237793},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8365886211395264},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.7656698226928711},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.6236768364906311},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5579951405525208},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5364179611206055},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5324538350105286},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.5033032298088074},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.056088149547576904}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.9120462536811829},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8735194206237793},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8365886211395264},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.7656698226928711},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.6236768364906311},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5579951405525208},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5364179611206055},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5324538350105286},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.5033032298088074},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.056088149547576904},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465383","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465383","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1525058640","https://openalex.org/W2091227718","https://openalex.org/W4240836351"],"related_works":["https://openalex.org/W2950520577","https://openalex.org/W2003935582","https://openalex.org/W2468095077","https://openalex.org/W74409296","https://openalex.org/W2009213655","https://openalex.org/W1991844655","https://openalex.org/W2105992728","https://openalex.org/W1229628","https://openalex.org/W2494130044","https://openalex.org/W2593878938"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,37,72],"propose":[4],"a":[5,25,76],"sub-operation":[6,29,60,70],"parallelism":[7,30,61],"optimization":[8,31],"algorithm":[9,23,93],"in":[10],"SIMD":[11,33,64],"processor":[12,26,41,55,77],"synthesis.":[13],"Given":[14],"an":[15,39,49],"initial":[16,40,50,54],"assembly":[17,51],"code":[18],"and":[19],"timing":[20,84],"constraints,":[21],"our":[22,91],"synthesizes":[24],"core":[27,56,78],"with":[28,79],"for":[32,47,62],"functional":[34,65],"units.":[35],"First":[36],"consider":[38],"which":[42],"has":[43],"sufficient":[44],"hardware":[45],"units":[46],"executing":[48],"code.":[52],"An":[53],"includes":[57],"the":[58,88],"maximum":[59],"each":[63],"unit.":[66],"By":[67],"gradually":[68],"reducing":[69],"parallelism,":[71],"can":[73],"finally":[74],"have":[75],"small":[80],"area":[81],"meeting":[82],"given":[83],"constraints.":[85],"We":[86],"show":[87],"effectiveness":[89],"of":[90],"proposed":[92],"through":[94],"experimental":[95],"results.":[96]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}