{"id":"https://openalex.org/W2121557809","doi":"https://doi.org/10.1109/iscas.2005.1465340","title":"A Novel Reconfigurable Architecture of Low-Power Unsigned Multiplier for Digital Signal Processing","display_name":"A Novel Reconfigurable Architecture of Low-Power Unsigned Multiplier for Digital Signal Processing","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2121557809","doi":"https://doi.org/10.1109/iscas.2005.1465340","mag":"2121557809"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030148245","display_name":"Shaolei Quan","orcid":null},"institutions":[{"id":"https://openalex.org/I87216513","display_name":"Michigan State University","ror":"https://ror.org/05hs6h993","country_code":"US","type":"education","lineage":["https://openalex.org/I87216513"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaolei Quan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Michigan State University, East Lansing, MI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Michigan State University, East Lansing, MI, USA","institution_ids":["https://openalex.org/I87216513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002643397","display_name":"Qiang Qiang","orcid":"https://orcid.org/0000-0002-9071-3236"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qiang Qiang","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111539337","display_name":"Chin\u2010Long Wey","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Long Wey","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.18639938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"3327","last_page":"3330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7260115146636963},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.696682870388031},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5416214466094971},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5099397897720337},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5090546011924744},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.49215883016586304},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.48739176988601685},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47522833943367004},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4123117923736572},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3181726932525635},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23169144988059998},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19309285283088684},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16981512308120728},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1616312861442566},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.10044735670089722},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0699377954006195}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7260115146636963},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.696682870388031},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5416214466094971},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5099397897720337},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5090546011924744},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.49215883016586304},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.48739176988601685},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47522833943367004},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4123117923736572},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3181726932525635},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23169144988059998},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19309285283088684},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16981512308120728},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1616312861442566},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.10044735670089722},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0699377954006195},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1486312278","https://openalex.org/W1517950911","https://openalex.org/W1578458555","https://openalex.org/W1587217691","https://openalex.org/W1885706698","https://openalex.org/W1983849809","https://openalex.org/W2006288420","https://openalex.org/W2135955108","https://openalex.org/W2163024538","https://openalex.org/W2532493179","https://openalex.org/W6683671280"],"related_works":["https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2015457513","https://openalex.org/W2300671402","https://openalex.org/W4312888585","https://openalex.org/W3212668432","https://openalex.org/W2533938775"],"abstract_inverted_index":{"A":[0],"novel":[1,69],"architecture":[2,37],"is":[3,55],"proposed":[4,36],"for":[5,21,62,96],"a":[6,59,68,97],"low-power":[7],"reconfigurable":[8,101],"unsigned":[9,24,100],"multiplier":[10,102],"with":[11,17,75,116],"one":[12,44,50],"level":[13],"of":[14,73,78],"recursion.":[15],"Compared":[16],"the":[18,35],"conventional":[19],"scheme":[20],"n/spl":[22],"times/n-b":[23],"multiplication,":[25,64],"which":[26],"employs":[27],"four":[28],"n/2/spl":[29,40,51],"times/n/2":[30],"non-additive":[31],"multiply":[32],"modules":[33],"(NMMs),":[34],"uses":[38],"two":[39,89],"times/n/2-b":[41],"NMMs":[42],"and":[43,65,82],"(n/2+1)/spl":[45],"times/(n/2+1)":[46],"NMM,":[47],"thereby":[48],"eliminating":[49],"times/n/b-2":[52],"NMM.":[53],"This":[54],"done":[56],"by":[57,66],"developing":[58,67],"new":[60],"principle":[61],"NMM-based":[63],"Wallace":[70],"tree":[71],"capable":[72],"dealing":[74],"partial":[76],"products":[77],"both":[79],"positive":[80],"weight":[81],"negative":[83],"weight.":[84],"The":[85],"incurred":[86],"overhead":[87],"includes":[88],"n/2-b":[90],"carry":[91],"propagation":[92],"adders.":[93],"Simulation":[94],"results":[95],"64/spl":[98],"times/64-b":[99],"in":[103,113,120],"TSMC":[104],"0.35-/spl":[105],"mu/m":[106],"digital":[107],"CMOS":[108],"technology":[109],"show":[110],"20%":[111],"reduction":[112],"transistor":[114],"count":[115],"only":[117],"7%":[118],"increase":[119],"multiplication":[121],"time.":[122]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}