{"id":"https://openalex.org/W2122992646","doi":"https://doi.org/10.1109/iscas.2005.1465257","title":"Electric Field for Detecting Open Leads in CMOS Logic Circuits by Supply Current Testing","display_name":"Electric Field for Detecting Open Leads in CMOS Logic Circuits by Supply Current Testing","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2122992646","doi":"https://doi.org/10.1109/iscas.2005.1465257","mag":"2122992646"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052190532","display_name":"Masaki Hashizume","orcid":null},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Hashizume","raw_affiliation_strings":["Faculty of Engineering, University of Tokushima, Tokushima, Japan","Fac. of Eng., Tokushima Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, University of Tokushima, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Fac. of Eng., Tokushima Univ., Japan","institution_ids":["https://openalex.org/I922474255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110756944","display_name":"Masakazu Ichimiya","orcid":null},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ichimiya","raw_affiliation_strings":["Faculty of Engineering, University of Tokushima, Tokushima, Japan","Fac. of Eng., Tokushima Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, University of Tokushima, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Fac. of Eng., Tokushima Univ., Japan","institution_ids":["https://openalex.org/I922474255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071523958","display_name":"Hiroyuki Yotsuyanagi","orcid":"https://orcid.org/0000-0002-4223-3705"},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yotsuyanagi","raw_affiliation_strings":["Faculty of Engineering, University of Tokushima, Tokushima, Japan","Fac. of Eng., Tokushima Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, University of Tokushima, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Fac. of Eng., Tokushima Univ., Japan","institution_ids":["https://openalex.org/I922474255"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008535929","display_name":"T. Tamesada","orcid":null},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Tamesada","raw_affiliation_strings":["Faculty of Engineering, University of Tokushima, Tokushima, Japan","Fac. of Eng., Tokushima Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, University of Tokushima, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Fac. of Eng., Tokushima Univ., Japan","institution_ids":["https://openalex.org/I922474255"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I922474255"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18755015,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2995","last_page":"2998"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.69660484790802},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6951719522476196},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.6583960056304932},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.568575382232666},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5485105514526367},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5296708345413208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.512981116771698},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5032808184623718},{"id":"https://openalex.org/keywords/diode-or-circuit","display_name":"Diode-or circuit","score":0.4277493953704834},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3177683353424072},{"id":"https://openalex.org/keywords/short-circuit","display_name":"Short circuit","score":0.30963659286499023},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2543269991874695},{"id":"https://openalex.org/keywords/discrete-circuit","display_name":"Discrete circuit","score":0.20666271448135376},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.16111546754837036}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.69660484790802},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6951719522476196},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.6583960056304932},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.568575382232666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5485105514526367},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5296708345413208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.512981116771698},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5032808184623718},{"id":"https://openalex.org/C171065743","wikidata":"https://www.wikidata.org/wiki/Q5279089","display_name":"Diode-or circuit","level":5,"score":0.4277493953704834},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3177683353424072},{"id":"https://openalex.org/C68583231","wikidata":"https://www.wikidata.org/wiki/Q206907","display_name":"Short circuit","level":3,"score":0.30963659286499023},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2543269991874695},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.20666271448135376},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.16111546754837036}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1502505607","https://openalex.org/W1832269364","https://openalex.org/W1873383868","https://openalex.org/W1891679944","https://openalex.org/W2154506127","https://openalex.org/W2155603489","https://openalex.org/W2170354412","https://openalex.org/W4234128778","https://openalex.org/W4240490243"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W3023368799","https://openalex.org/W1900707063","https://openalex.org/W2152533674","https://openalex.org/W2159448561","https://openalex.org/W2111333882","https://openalex.org/W1546248433","https://openalex.org/W2965791759","https://openalex.org/W2988242922","https://openalex.org/W4288057942"],"abstract_inverted_index":{"Open":[0],"leads":[1,81],"are":[2,12],"one":[3],"type":[4],"of":[5,48,65],"defect":[6],"occurring":[7],"frequently":[8],"when":[9,55],"logic":[10,38,85],"circuits":[11],"implemented":[13],"on":[14,44],"printed":[15],"circuit":[16,50,86],"boards":[17],"(PCBs)":[18],"with":[19,87],"ICs.":[20],"A":[21],"powerful":[22],"supply":[23,46],"current":[24,47],"test":[25,52,90],"method":[26,41],"has":[27],"been":[28],"proposed":[29],"for":[30],"detecting":[31],"an":[32,88],"open":[33,80],"lead":[34],"in":[35,82],"a":[36,49,56,71,83],"CMOS":[37,84],"circuit.":[39,67],"The":[40,68],"is":[42,60],"based":[43],"the":[45,63,66],"under":[51],"which":[53,75],"flows":[54],"time-varying":[57,72],"electric":[58,73],"field":[59,74],"supplied":[61],"from":[62],"outside":[64],"paper":[69],"proposes":[70],"enables":[76],"us":[77],"to":[78],"detect":[79],"inexpensive":[89],"setup.":[91]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}