{"id":"https://openalex.org/W2123383144","doi":"https://doi.org/10.1109/iscas.2005.1465241","title":"Architecture Design of H.264/AVC Decoder with Hybrid Task Pipelining for High Definition Videos","display_name":"Architecture Design of H.264/AVC Decoder with Hybrid Task Pipelining for High Definition Videos","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2123383144","doi":"https://doi.org/10.1109/iscas.2005.1465241","mag":"2123383144"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028364318","display_name":"To-Wei Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"To-Wei Chen","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085034614","display_name":"Yu\u2010Wen Huang","orcid":"https://orcid.org/0000-0003-3045-1104"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Wen Huang","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004006141","display_name":"Tung-Chien Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tung-Chien Chen","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100650507","display_name":"Yuhan Chen","orcid":"https://orcid.org/0000-0003-3954-1608"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Han Chen","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008586286","display_name":"Chuan-Yung Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chuan-Yung Tsai","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071031607","display_name":"Liang\u2010Gee Chen","orcid":"https://orcid.org/0000-0001-9746-9355"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Liang-Gee Chen","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5028364318"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":9.0793,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.98342416,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"2931","last_page":"2934"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8525638580322266},{"id":"https://openalex.org/keywords/macroblock","display_name":"Macroblock","score":0.6685869693756104},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5607962608337402},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49808764457702637},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4628206193447113},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.46278220415115356},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.44000113010406494},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4338880181312561},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.4333108961582184},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4232538640499115},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3886629045009613},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17927488684654236},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.09074464440345764},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08877444267272949}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8525638580322266},{"id":"https://openalex.org/C124828224","wikidata":"https://www.wikidata.org/wiki/Q2632668","display_name":"Macroblock","level":3,"score":0.6685869693756104},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5607962608337402},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49808764457702637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4628206193447113},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.46278220415115356},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.44000113010406494},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4338880181312561},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.4333108961582184},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4232538640499115},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3886629045009613},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17927488684654236},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.09074464440345764},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08877444267272949},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2005.1465241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465241","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:140.112.114.62:246246/200704191001437","is_oa":false,"landing_page_url":"http://ntur.lib.ntu.edu.tw//handle/246246/200704191001437","pdf_url":null,"source":{"id":"https://openalex.org/S4306402491","display_name":"NTUR (\u81fa\u7063\u6a5f\u69cb\u5178\u85cf)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I16733864","host_organization_name":"National Taiwan University","host_organization_lineage":["https://openalex.org/I16733864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.385.7146","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.385.7146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://video.ee.ntu.edu.tw/publication/paper/[C][2005][ISCAS][To-Wei.Chen][1].pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1485093184","https://openalex.org/W1500796206","https://openalex.org/W1546062974","https://openalex.org/W2125699688","https://openalex.org/W2136124811","https://openalex.org/W2306786615","https://openalex.org/W2425240487","https://openalex.org/W6628878919","https://openalex.org/W6632719574"],"related_works":["https://openalex.org/W1511601046","https://openalex.org/W2147318586","https://openalex.org/W826372662","https://openalex.org/W2106970859","https://openalex.org/W2182344073","https://openalex.org/W2095451860","https://openalex.org/W2111547260","https://openalex.org/W1775076859","https://openalex.org/W2161584749","https://openalex.org/W2377042343"],"abstract_inverted_index":{"The":[0,74,86,108,127],"most":[1],"critical":[2],"issue":[3],"of":[4,20,60,98,104,115,122],"an":[5],"H.264/AVC":[6],"decoder":[7,131],"is":[8,30],"the":[9,36,79,92,112],"system":[10],"architecture":[11,132],"design":[12],"with":[13,119,142],"balanced":[14],"pipelining":[15,28,46],"schedules":[16,47],"and":[17,40,44,55,150],"proper":[18],"degrees":[19,59],"parallelism.":[21],"In":[22],"this":[23],"paper,":[24],"a":[25],"hybrid":[26],"task":[27,65],"scheme":[29],"first":[31],"presented":[32],"to":[33,101,136],"greatly":[34],"reduce":[35],"internal":[37],"memory":[38,106],"size":[39],"bandwidth.":[41,107],"Block-level,":[42],"macroblock-level,":[43],"macroblock/frame-level":[45],"are":[48,66,72],"arranged":[49],"for":[50,62],"CAVLD/IQ/IT/INTRA/spl":[51],"I.bar/PRED,":[52,54],"INTER/spl":[53,87],"DEBLOCK,":[56],"respectively.":[57],"Appropriate":[58],"parallelism":[61],"each":[63],"pipeline":[64],"also":[67],"proposed.":[68],"Moreover,":[69],"efficient":[70],"modules":[71],"contributed.":[73],"CAVLD":[75],"unit":[76,89,110],"smoothly":[77],"decodes":[78],"bitstream":[80],"into":[81],"symbols":[82],"without":[83],"bubble":[84],"cycles.":[85],"I.bar/PRED":[88],"highly":[90],"exploits":[91],"data":[93],"reuse":[94],"between":[95],"interpolation":[96],"windows":[97],"neighboring":[99],"blocks":[100],"save":[102],"60%":[103],"external":[105],"DEBLOCK":[109],"doubles":[111],"processing":[113],"capability":[114],"our":[116],"previous":[117],"work":[118],"only":[120],"35.3%":[121],"logic":[123,145],"gate":[124],"count":[125],"overhead.":[126],"proposed":[128],"baseline":[129],"profile":[130],"can":[133],"support":[134],"up":[135],"2048/spl":[137],"times/1024":[138],"30":[139],"fps":[140],"videos":[141],"217":[143],"K":[144],"gates,":[146],"10":[147],"KB":[148],"SRAMs,":[149],"528.9":[151],"MB/s":[152],"bus":[153],"bandwidth":[154],"when":[155],"operating":[156],"at":[157],"120":[158],"MHz.":[159]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}