{"id":"https://openalex.org/W2105832873","doi":"https://doi.org/10.1109/iscas.2005.1465211","title":"A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller","display_name":"A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2105832873","doi":"https://doi.org/10.1109/iscas.2005.1465211","mag":"2105832873"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465211","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015308343","display_name":"Shuenn-Yuh Lee","orcid":"https://orcid.org/0000-0002-9757-1410"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shuenn-Yuh Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung-Cheng Univ., Chia-Yi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung-Cheng Univ., Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100883328","display_name":"Chung-Han Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Han Cheng","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung-Cheng Univ., Chia-Yi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung-Cheng Univ., Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101461406","display_name":"Mingfeng Huang","orcid":"https://orcid.org/0000-0002-8173-2881"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Feng Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung-Cheng Univ., Chia-Yi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung-Cheng Univ., Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012577060","display_name":"Shyh-Chyang Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh-Chyang Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Dept. of Electr. Eng., Nat. Chung-Cheng Univ., Chia-Yi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Chung-Cheng Univ., Chia-Yi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015308343"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":0.3557,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.66325226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2811","last_page":"2814"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.7307400703430176},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6964912414550781},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.6248579025268555},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6187624335289001},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6054648756980896},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.5344210267066956},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.488594114780426},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4701010584831238},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.46329793334007263},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.451569527387619},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4442417025566101},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.40950557589530945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30700385570526123}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.7307400703430176},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6964912414550781},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.6248579025268555},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6187624335289001},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6054648756980896},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.5344210267066956},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.488594114780426},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4701010584831238},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.46329793334007263},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.451569527387619},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4442417025566101},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.40950557589530945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30700385570526123},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465211","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1997727716","https://openalex.org/W2104149403","https://openalex.org/W2121068966","https://openalex.org/W2130603692","https://openalex.org/W2135320792","https://openalex.org/W2138134203","https://openalex.org/W2156815834","https://openalex.org/W6675758651"],"related_works":["https://openalex.org/W2350996794","https://openalex.org/W2116986839","https://openalex.org/W2080515223","https://openalex.org/W2375805238","https://openalex.org/W2103098896","https://openalex.org/W2169882863","https://openalex.org/W2367423162","https://openalex.org/W2371029054","https://openalex.org/W3095898867","https://openalex.org/W1975478216"],"abstract_inverted_index":{"A":[0,22],"1-V":[1,47],"low-power":[2],"2.4-GHz":[3],"fractional-N":[4],"frequency":[5,38],"synthesizer":[6,78],"with":[7],"sigma-delta":[8,54],"modulator":[9,55],"controller":[10,62],"for":[11],"Bluetooth":[12],"applications":[13],"is":[14,32,57,110,119],"implemented":[15],"in":[16],"0.18":[17],"/spl":[18],"mu/m":[19],"CMOS":[20],"technology.":[21],"novel":[23],"structure":[24],"dual-modulus":[25],"divide-by-128/129":[26],"prescaler":[27],"using":[28],"a":[29,51,60,80,89],"dynamic":[30],"D-flip-flop":[31],"proposed":[33],"and":[34,69,88,106,114],"the":[35,71,77,100,104,107,115],"operating":[36],"clock":[37],"can":[39],"reach":[40],"as":[41,43,59],"high":[42],"2.6":[44],"GHz":[45,87],"at":[46,95],"supply":[48],"voltage.":[49],"Moreover,":[50,99],"third-order":[52],"feedforward":[53],"(SDM)":[56],"employed":[58],"modulus":[61],"to":[63,85],"achieve":[64],"an":[65],"appropriate":[66],"division":[67],"ratio":[68],"suppress":[70],"fractional":[72],"spurs.":[73],"Simulation":[74],"results":[75],"show":[76],"possesses":[79],"tuning":[81],"range":[82],"of":[83,92],"2.136":[84],"2.53":[86],"phase":[90],"noise":[91],"-126.85":[93],"dBc/Hz":[94],"1":[96],"MHz":[97],"offset.":[98],"core":[101],"area":[102],"without":[103],"SDM":[105],"loop":[108],"filter":[109],"0.85":[111],"mm/sup":[112],"2/,":[113],"total":[116],"power":[117],"consumption":[118],"8.94":[120],"mW.":[121]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}