{"id":"https://openalex.org/W2170507316","doi":"https://doi.org/10.1109/iscas.2005.1465153","title":"Well-Defined Design Procedure for a Three-Stage CMOS OTA","display_name":"Well-Defined Design Procedure for a Three-Stage CMOS OTA","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2170507316","doi":"https://doi.org/10.1109/iscas.2005.1465153","mag":"2170507316"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109250870","display_name":"R. Mita","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Mita","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universita Catania, Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Palumbo","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universita Catania, Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004729135","display_name":"Salvatore Pennisi","orcid":"https://orcid.org/0000-0002-5803-484X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Pennisi","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universita Catania, Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2579","last_page":"2582"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11778","display_name":"Electrical and Bioimpedance Tomography","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7882448434829712},{"id":"https://openalex.org/keywords/pencil","display_name":"Pencil (optics)","score":0.6322586536407471},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5841631889343262},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5746192336082458},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5314188003540039},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5196972489356995},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.48375463485717773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22464758157730103}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7882448434829712},{"id":"https://openalex.org/C134949993","wikidata":"https://www.wikidata.org/wiki/Q2068617","display_name":"Pencil (optics)","level":2,"score":0.6322586536407471},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5841631889343262},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5746192336082458},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5314188003540039},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5196972489356995},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.48375463485717773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22464758157730103},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1530621902","https://openalex.org/W1536945048","https://openalex.org/W1565462788","https://openalex.org/W1594863824","https://openalex.org/W1672697766","https://openalex.org/W2011100675","https://openalex.org/W2031649171","https://openalex.org/W2100186220","https://openalex.org/W2113851294","https://openalex.org/W2130500333","https://openalex.org/W2131704971","https://openalex.org/W2155050949","https://openalex.org/W2162080503","https://openalex.org/W2162599988"],"related_works":["https://openalex.org/W2070694218","https://openalex.org/W2532822217","https://openalex.org/W2081795747","https://openalex.org/W2093304652","https://openalex.org/W4389672975","https://openalex.org/W2098316714","https://openalex.org/W1987513258","https://openalex.org/W1963851171","https://openalex.org/W2148163917","https://openalex.org/W2134664711"],"abstract_inverted_index":{"A":[0],"simple":[1],"and":[2,24],"well-defined":[3],"design":[4,23],"procedure":[5],"for":[6,20],"a":[7,21,36,40],"three-stage":[8],"CMOS":[9],"OTA":[10],"is":[11,18],"presented":[12],"in":[13,39],"this":[14],"paper.":[15],"The":[16],"approach":[17],"suited":[19],"pencil-and-paper":[22],"yields":[25],"accurate":[26],"performance":[27],"optimization":[28],"without":[29],"introducing":[30],"unnecessary":[31],"circuit":[32,37],"constraints.":[33],"Simulations":[34],"on":[35],"implemented":[38],"0.35-/spl":[41],"mu/m":[42],"technology":[43],"closely":[44],"agree":[45],"the":[46],"results":[47],"expected.":[48]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}