{"id":"https://openalex.org/W2146597855","doi":"https://doi.org/10.1109/iscas.2005.1465117","title":"An Efficient Pass-Transistor-Logic Synthesizer Using Multiplexers and Inverters Only","display_name":"An Efficient Pass-Transistor-Logic Synthesizer Using Multiplexers and Inverters Only","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2146597855","doi":"https://doi.org/10.1109/iscas.2005.1465117","mag":"2146597855"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088586836","display_name":"Shen\u2010Fu Hsiao","orcid":"https://orcid.org/0000-0002-4627-570X"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shen-Fu Hsiao","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111671804","display_name":"Ming-Yu Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Yu Tsai","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036288301","display_name":"Mingchih Chen","orcid":"https://orcid.org/0000-0002-8278-0033"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Chih Chen","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008742070","display_name":"Chia-Sheng Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Sheng Wen","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.5402,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67627141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"2433","last_page":"2436"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8199513554573059},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6774857044219971},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6316753029823303},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5360273718833923},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5319844484329224},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.512185275554657},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5026986598968506},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.501305103302002},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4689685106277466},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.41420772671699524},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28167665004730225},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23655620217323303},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.21828538179397583},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16807249188423157},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16198763251304626},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10059463977813721}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8199513554573059},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6774857044219971},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6316753029823303},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5360273718833923},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5319844484329224},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.512185275554657},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5026986598968506},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.501305103302002},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4689685106277466},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41420772671699524},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28167665004730225},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23655620217323303},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.21828538179397583},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16807249188423157},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16198763251304626},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10059463977813721},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1496641256","https://openalex.org/W2000787196","https://openalex.org/W2030029202","https://openalex.org/W2039675687","https://openalex.org/W2120634758","https://openalex.org/W2135955108","https://openalex.org/W2152216926","https://openalex.org/W2156028445","https://openalex.org/W2166116860","https://openalex.org/W3150081868","https://openalex.org/W4232725863","https://openalex.org/W6629585307","https://openalex.org/W6680158052","https://openalex.org/W6684465209"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2526300902","https://openalex.org/W2125567818","https://openalex.org/W1553855433","https://openalex.org/W1827076955","https://openalex.org/W2066280488","https://openalex.org/W2121963733","https://openalex.org/W2542337934","https://openalex.org/W2170504327"],"abstract_inverted_index":{"An":[0],"efficient":[1],"logic":[2,7,52],"synthesis":[3],"based":[4],"on":[5],"pass-transistor":[6],"(PTL)":[8],"is":[9],"developed.":[10],"Instead":[11],"of":[12,23,33],"using":[13],"a":[14],"static":[15],"CMOS":[16,98],"cell":[17,102],"library,":[18],"which":[19],"usually":[20],"contains":[21],"hundreds":[22],"different":[24],"cells,":[25],"the":[26,45,57,62,74],"PTL":[27,41,101],"synthesizer":[28,42,84],"uses":[29],"only":[30],"two":[31],"types":[32],"cells:":[34],"2-to-1":[35],"multiplexers":[36],"(MUX)":[37],"and":[38,54,69],"inverters.":[39],"The":[40],"first":[43],"employs":[44],"Synopsys":[46],"design":[47],"compiler":[48],"(DC)":[49],"to":[50,94],"perform":[51],"translation":[53],"minimization":[55],"for":[56],"input":[58],"HDL":[59],"descriptions.":[60],"Then,":[61],"PTL-based":[63],"technology":[64],"mapping":[65],"performs":[66],"area":[67,76,89],"optimization":[68],"driving":[70],"strength":[71],"selection":[72],"considering":[73],"user's":[75],"and/or":[77,90],"speed":[78,91],"requirements.":[79],"Experiments":[80],"show":[81],"that":[82],"our":[83],"generates":[85],"results":[86],"with":[87,97],"better":[88],"performance":[92],"compared":[93],"previous":[95],"approaches":[96],"or":[99],"other":[100],"libraries.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}