{"id":"https://openalex.org/W1559191418","doi":"https://doi.org/10.1109/iscas.2005.1465107","title":"VLSI Architecture Design for a Fast Parallel Label Assignment in Binary Image","display_name":"VLSI Architecture Design for a Fast Parallel Label Assignment in Binary Image","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1559191418","doi":"https://doi.org/10.1109/iscas.2005.1465107","mag":"1559191418"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033923608","display_name":"Shyue-Wen Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shyue-Wen Yang","raw_affiliation_strings":["Graduate School of Engineering Science & Technology, National Yunlin University of Science and Technology, Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering Science & Technology, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019598631","display_name":"Ming\u2010Hwa Sheu","orcid":"https://orcid.org/0000-0002-8417-474X"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hwa Sheu","raw_affiliation_strings":["Graduate School of Engineering Science & Technology, National Yunlin University of Science and Technology, Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering Science & Technology, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111330223","display_name":"Hsien-Huang P. Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsien-Huang Wu","raw_affiliation_strings":["Graduate School of Engineering Science & Technology, National Yunlin University of Science and Technology, Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering Science & Technology, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050895203","display_name":"Hung\u2010Chun Chien","orcid":"https://orcid.org/0000-0001-5604-8642"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-En Chien","raw_affiliation_strings":["Graduate School of Engineering Science & Technology, National Yunlin University of Science and Technology, Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering Science & Technology, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014952168","display_name":"Ping\u2010Kuo Weng","orcid":null},"institutions":[{"id":"https://openalex.org/I189290911","display_name":"National Chung Shan Institute of Science and Technology","ror":"https://ror.org/034ezwg26","country_code":"TW","type":"government","lineage":["https://openalex.org/I189290911"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ping-Kuo Weng","raw_affiliation_strings":["Materials RD Center, Solid-State Devices Materials Section, Chung-Shan Institute of Sciences and Technology, Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Materials RD Center, Solid-State Devices Materials Section, Chung-Shan Institute of Sciences and Technology, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I189290911"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039467560","display_name":"Ying-Yih Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I189290911","display_name":"National Chung Shan Institute of Science and Technology","ror":"https://ror.org/034ezwg26","country_code":"TW","type":"government","lineage":["https://openalex.org/I189290911"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ying-Yih Wu","raw_affiliation_strings":["Materials RD Center, Solid-State Devices Materials Section, Chung-Shan Institute of Sciences and Technology, Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Materials RD Center, Solid-State Devices Materials Section, Chung-Shan Institute of Sciences and Technology, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I189290911"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5033923608"],"corresponding_institution_ids":["https://openalex.org/I75357094"],"apc_list":null,"apc_paid":null,"fwci":1.7624,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.85291153,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":null,"first_page":"2393","last_page":"2396"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10052","display_name":"Medical Image Segmentation Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10522","display_name":"Medical Imaging Techniques and Applications","score":0.972599983215332,"subfield":{"id":"https://openalex.org/subfields/2741","display_name":"Radiology, Nuclear Medicine and Imaging"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7863306999206543},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7348995208740234},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6748424172401428},{"id":"https://openalex.org/keywords/raster-graphics","display_name":"Raster graphics","score":0.610416054725647},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.51829594373703},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.48627030849456787},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48008590936660767},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.459704726934433},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.42775315046310425},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4232880771160126},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38939642906188965},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30027148127555847},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.1734839379787445},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12957528233528137},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0775737464427948}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7863306999206543},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7348995208740234},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6748424172401428},{"id":"https://openalex.org/C181844469","wikidata":"https://www.wikidata.org/wiki/Q182270","display_name":"Raster graphics","level":2,"score":0.610416054725647},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.51829594373703},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.48627030849456787},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48008590936660767},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.459704726934433},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.42775315046310425},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4232880771160126},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38939642906188965},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30027148127555847},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.1734839379787445},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12957528233528137},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0775737464427948},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W170294175","https://openalex.org/W1574556460","https://openalex.org/W1617701231","https://openalex.org/W2040398869","https://openalex.org/W2040986150","https://openalex.org/W2123216981","https://openalex.org/W2158240273"],"related_works":["https://openalex.org/W2093392189","https://openalex.org/W2743147667","https://openalex.org/W2773877060","https://openalex.org/W1587389446","https://openalex.org/W2386874685","https://openalex.org/W2060977224","https://openalex.org/W2111241003","https://openalex.org/W4283025278","https://openalex.org/W2029462932","https://openalex.org/W61292821"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,10,15,46],"new":[3],"connected":[4],"component":[5],"labeling":[6],"method":[7,19],"based":[8],"on":[9,80],"3/spl":[11],"times/4":[12],"window":[13],"for":[14],"binary":[16],"image.":[17],"This":[18,75],"possesses":[20],"parallel":[21],"processing":[22],"to":[23,29,50],"achieve":[24],"high":[25],"speed":[26],"operation.":[27],"According":[28],"the":[30,52],"proposed":[31],"method,":[32],"we":[33],"design":[34,64],"an":[35],"efficient":[36],"VLSI":[37],"architecture":[38,76],"which":[39],"only":[40],"uses":[41],"two":[42,57],"process":[43],"elements":[44,86],"and":[45,73,87],"class":[47],"storage":[48],"array":[49],"complete":[51],"whole":[53],"label":[54],"assignment":[55],"after":[56],"raster":[58],"scans.":[59],"From":[60],"experimental":[61],"results,":[62],"our":[63],"has":[65,77],"better":[66],"performance":[67],"in":[68],"terms":[69],"of":[70],"hardware":[71],"cost":[72],"speed.":[74],"been":[78],"verified":[79],"FPGA.":[81],"It":[82],"takes":[83],"6120":[84],"logic":[85],"its":[88],"working":[89],"frequency":[90],"is":[91],"about":[92],"80":[93],"MHz.":[94]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}