{"id":"https://openalex.org/W2124582756","doi":"https://doi.org/10.1109/iscas.2005.1465072","title":"Analysis of Jitter Peaking and Jitter Accumulation in Re-Circulating Delay-Locked Loops","display_name":"Analysis of Jitter Peaking and Jitter Accumulation in Re-Circulating Delay-Locked Loops","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2124582756","doi":"https://doi.org/10.1109/iscas.2005.1465072","mag":"2124582756"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1465072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102738018","display_name":"Pooya Torkzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"P. Torkzadeh","raw_affiliation_strings":["SICAS Group, EE Department, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"SICAS Group, EE Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052867620","display_name":"Armin Tajalli","orcid":"https://orcid.org/0000-0002-0222-3561"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Tajalli","raw_affiliation_strings":["SICAS Group, EE Department, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"SICAS Group, EE Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088047250","display_name":"M. Atarodi","orcid":"https://orcid.org/0000-0002-8090-109X"},"institutions":[{"id":"https://openalex.org/I3131198051","display_name":"CollegeAmerica","ror":"https://ror.org/050p5ky47","country_code":"US","type":"education","lineage":["https://openalex.org/I3131198051"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Atarodi","raw_affiliation_strings":["CA, USA"],"affiliations":[{"raw_affiliation_string":"CA, USA","institution_ids":["https://openalex.org/I3131198051"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102738018"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7474065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2255","last_page":"2258"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9856318831443787},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6126946806907654},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.44556087255477905},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4291256368160248},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.41813552379608154},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.41247469186782837},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40960681438446045},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3549189567565918},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.3423340320587158},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1772117018699646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10390481352806091}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9856318831443787},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6126946806907654},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.44556087255477905},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4291256368160248},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.41813552379608154},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.41247469186782837},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40960681438446045},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3549189567565918},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3423340320587158},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1772117018699646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10390481352806091},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1465072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1465072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1580654973","https://openalex.org/W1967104874","https://openalex.org/W2086336002","https://openalex.org/W2114953806","https://openalex.org/W2119816915","https://openalex.org/W2134899771","https://openalex.org/W2142455831","https://openalex.org/W2143232235","https://openalex.org/W2173972090","https://openalex.org/W4236631581"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2374354148","https://openalex.org/W2943997861","https://openalex.org/W2354050524","https://openalex.org/W4307250469","https://openalex.org/W2900271051","https://openalex.org/W2976219355","https://openalex.org/W2083878249","https://openalex.org/W2401743820"],"abstract_inverted_index":{"The":[0,82],"paper":[1],"presents":[2],"analysis":[3],"results":[4],"on":[5],"jitter":[6,21,23,26,63,68,85,103],"transfer":[7],"in":[8],"delay-locked":[9],"loops":[10],"(DLLs).":[11],"Using":[12,46],"a":[13,47,74],"z-domain":[14],"model":[15],"for":[16],"re-circulating":[17],"DLLs,":[18],"two":[19,36],"main":[20],"factors,":[22],"peaking":[24,86],"and":[25,30,40],"accumulation,":[27],"are":[28],"calculated":[29],"it":[31],"is":[32,87,106],"shown":[33,88],"that":[34],"these":[35],"factors":[37],"always":[38],"exist":[39],"trade":[41],"off":[42],"with":[43],"each":[44],"other.":[45],"first":[48],"or":[49],"second":[50],"order":[51],"of":[52,84,112],"low-pass":[53],"filter":[54,58,77],"as":[55],"the":[56,60,79,93,98,102,110,113],"loop":[57],"reduces":[59],"high":[61],"frequency":[62,67],"amplification.":[64],"Meanwhile,":[65],"low":[66],"amplification":[69],"could":[70],"be":[71,90],"decreased":[72],"using":[73],"suitable":[75],"band-pass":[76],"after":[78],"delay":[80],"line.":[81],"amount":[83],"to":[89,92,109],"proportional":[91,108],"tracking":[94],"bandwidth":[95,111],"and,":[96],"therefore,":[97],"lock":[99],"time,":[100],"but":[101],"accumulation":[104],"factor":[105],"inversely":[107],"DLL.":[114]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}