{"id":"https://openalex.org/W2121875547","doi":"https://doi.org/10.1109/iscas.2005.1464977","title":"Placement for the Reconfigurable Datapath Architecture","display_name":"Placement for the Reconfigurable Datapath Architecture","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2121875547","doi":"https://doi.org/10.1109/iscas.2005.1464977","mag":"2121875547"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464977","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112046582","display_name":"Yen\u2010Tai Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yen-Tai Lai","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100887553","display_name":"Hsin-Ya Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Ya Lai","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041272271","display_name":"Chia-Nan Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Nan Yeh","raw_affiliation_strings":["Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112046582"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":1.0312,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78582058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1875","last_page":"1878"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9293338060379028},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7257776856422424},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5988476872444153},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5306538343429565},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.5089712142944336},{"id":"https://openalex.org/keywords/vertex","display_name":"Vertex (graph theory)","score":0.48570355772972107},{"id":"https://openalex.org/keywords/spanning-tree","display_name":"Spanning tree","score":0.48293349146842957},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4810657501220703},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4406234622001648},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4325731694698334},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4246307611465454},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40474408864974976},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2884853184223175},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2558555603027344},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17509961128234863},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14911973476409912},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.09887322783470154}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9293338060379028},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7257776856422424},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5988476872444153},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5306538343429565},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.5089712142944336},{"id":"https://openalex.org/C80899671","wikidata":"https://www.wikidata.org/wiki/Q1304193","display_name":"Vertex (graph theory)","level":3,"score":0.48570355772972107},{"id":"https://openalex.org/C64331007","wikidata":"https://www.wikidata.org/wiki/Q831672","display_name":"Spanning tree","level":2,"score":0.48293349146842957},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4810657501220703},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4406234622001648},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4325731694698334},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4246307611465454},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40474408864974976},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2884853184223175},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2558555603027344},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17509961128234863},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14911973476409912},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.09887322783470154},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464977","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1570722643","https://openalex.org/W1595904496","https://openalex.org/W2127585914","https://openalex.org/W2138610902","https://openalex.org/W2150405043","https://openalex.org/W2590065580","https://openalex.org/W3151364205","https://openalex.org/W6635780974","https://openalex.org/W6733654048"],"related_works":["https://openalex.org/W2158030625","https://openalex.org/W102726818","https://openalex.org/W2729843024","https://openalex.org/W2150304668","https://openalex.org/W37969803","https://openalex.org/W1887556625","https://openalex.org/W4229686301","https://openalex.org/W2098133383","https://openalex.org/W1903431847","https://openalex.org/W3137399683"],"abstract_inverted_index":{"A":[0,26],"reconfigurable":[1,23,27,30],"computing":[2],"(RC)":[3],"machine":[4,14],"can":[5,74],"be":[6,75],"configured":[7],"to":[8,65,121,131,144],"execute":[9],"various":[10],"functions.":[11],"An":[12],"RC":[13],"is":[15,45,130,151],"composed":[16],"of":[17,39,50],"a":[18,22,57,67,71,84,89,96,105,115,123,133,137,160],"host":[19],"computer":[20],"and":[21,101,139],"processing":[24,116],"unit.":[25],"hardware,":[28],"called":[29],"datapath":[31],"architecture":[32],"(rDPA),":[33],"was":[34],"presented":[35],"by":[36,88],"the":[37,48,119,126,141,154],"University":[38],"Kaiserslautern":[40],"in":[41,83,94,118,125,136,162],"Germany.":[42],"The":[43,80,111,149,157],"rDPA":[44,120],"designed":[46],"for":[47],"evaluation":[49],"any":[51],"arithmetic":[52,81],"or":[53],"logic":[54],"expression":[55],"from":[56],"high":[58],"level":[59],"description.":[60],"We":[61],"present":[62],"an":[63,78,99,102],"algorithm":[64,158],"compile":[66],"given":[68],"program":[69,85],"into":[70],"configuration":[72],"that":[73],"embedded":[76],"on":[77],"rDPA.":[79],"expressions":[82],"are":[86],"represented":[87,104],"data":[90,106],"flow":[91,107],"graph":[92],"(DFG)":[93],"which":[95],"vertex":[97,124],"represents":[98],"operator":[100],"edge":[103],"between":[108],"two":[109],"vertices.":[110],"placement":[112,161],"step":[113],"assigns":[114],"unit":[117],"implement":[122],"DFG.":[127],"Our":[128],"strategy":[129],"find":[132],"spanning":[134],"tree":[135,145],"DFG":[138],"route":[140],"interconnections":[142],"corresponding":[143],"edges":[146],"through":[147,153],"abutment.":[148],"remaining":[150],"routed":[152],"global":[155],"interconnect.":[156],"produces":[159],"O(|V|/sup":[163],"2/)":[164],"time.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}