{"id":"https://openalex.org/W1481670974","doi":"https://doi.org/10.1109/iscas.2005.1464874","title":"A VLSI Architecture for a High-Speed Computation of the 1-D Discrete Wavelet Transform","display_name":"A VLSI Architecture for a High-Speed Computation of the 1-D Discrete Wavelet Transform","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1481670974","doi":"https://doi.org/10.1109/iscas.2005.1464874","mag":"1481670974"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013310913","display_name":"Chengjun Zhang","orcid":"https://orcid.org/0000-0002-4458-5843"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chengjun Zhang","raw_affiliation_strings":["Center for Signal Processing and Communications Department of Electrical and Computer Engineering, Concordia University, West Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal Processing and Communications Department of Electrical and Computer Engineering, Concordia University, West Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451060","display_name":"Chunyan Wang","orcid":"https://orcid.org/0000-0001-5650-5399"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chunyan Wang","raw_affiliation_strings":["Center for Signal Processing and Communications Department of Electrical and Computer Engineering, Concordia University, West Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal Processing and Communications Department of Electrical and Computer Engineering, Concordia University, West Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068820891","display_name":"M. Omair Ahmad","orcid":"https://orcid.org/0000-0002-2924-6659"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M.O. Ahmad","raw_affiliation_strings":["Center for Signal Processing and Communications Department of Electrical and Computer Engineering, Concordia University, West Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Signal Processing and Communications Department of Electrical and Computer Engineering, Concordia University, West Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1461","last_page":"1464"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7425316572189331},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7207192778587341},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6493725776672363},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6314866542816162},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6291936039924622},{"id":"https://openalex.org/keywords/discrete-wavelet-transform","display_name":"Discrete wavelet transform","score":0.6239585876464844},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5933513641357422},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.4743446409702301},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.44761544466018677},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.41289401054382324},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3889484405517578},{"id":"https://openalex.org/keywords/wavelet-transform","display_name":"Wavelet transform","score":0.33641088008880615},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32654720544815063},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3064952492713928},{"id":"https://openalex.org/keywords/wavelet","display_name":"Wavelet","score":0.2750842571258545},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26672402024269104},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16791999340057373},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12982502579689026},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.07335841655731201}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7425316572189331},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7207192778587341},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6493725776672363},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6314866542816162},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6291936039924622},{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.6239585876464844},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5933513641357422},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.4743446409702301},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.44761544466018677},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.41289401054382324},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3889484405517578},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.33641088008880615},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32654720544815063},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3064952492713928},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.2750842571258545},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26672402024269104},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16791999340057373},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12982502579689026},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.07335841655731201},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1565971030","https://openalex.org/W1981173447","https://openalex.org/W2030266057","https://openalex.org/W2122819695","https://openalex.org/W2132984323","https://openalex.org/W2136465719","https://openalex.org/W2137861249","https://openalex.org/W2151215675"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W2104790384","https://openalex.org/W1976665945","https://openalex.org/W3016208414","https://openalex.org/W2169963286"],"abstract_inverted_index":{"An":[0],"efficient":[1,133],"VLSI":[2],"architecture":[3],"for":[4,134],"the":[5,8,32,38,46,57,65,74,84,97,121,142],"computation":[6],"of":[7,64,79],"convolution-based":[9],"discrete":[10],"wavelet":[11],"transform":[12],"(DWT)":[13],"is":[14,60,91,118],"presented.":[15],"The":[16,50,77],"proposed":[17,122],"architecture,":[18,123],"employing":[19,68],"two":[20,47],"processing":[21,33,48,58,75,89],"elements":[22],"and":[23,41,55,67,105,132],"a":[24,28,114,138],"single":[25],"buffer":[26,66],"in":[27,87,101,125,141],"pipeline":[29],"mode,":[30],"enhances":[31],"time":[34],"by":[35,83,95],"appropriately":[36],"decomposing":[37],"overall":[39],"computations":[40],"distributing":[42],"them":[43],"equally":[44],"between":[45,56],"elements.":[49,76],"data":[51,71,98],"flow,":[52],"both":[53],"within":[54,73],"elements,":[59],"streamlined,":[61],"making":[62],"use":[63],"multiple":[69],"input":[70],"paths":[72,99],"parallelism":[78],"operations":[80],"carried":[81],"out":[82],"computational":[85],"blocks":[86],"each":[88],"element":[90],"made":[92],"more":[93],"effective":[94],"equalizing":[96],"used":[100],"these":[102],"blocks.":[103],"HSPICE":[104],"Verilog":[106],"simulation":[107],"results":[108],"are":[109],"presented":[110],"to":[111],"show":[112],"that":[113],"circuit,":[115],"whose":[116],"design":[117],"based":[119],"on":[120],"is,":[124],"comparison":[126],"with":[127,137],"other":[128],"existing":[129],"architectures,":[130],"fast":[131],"DWT":[135],"computation,":[136],"modest":[139],"decrease":[140],"area.":[143]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}