{"id":"https://openalex.org/W2152100348","doi":"https://doi.org/10.1109/iscas.2005.1464870","title":"New Cost-effective VLSI Implementation of Multiplierless FIR Filter using Common Subexpression Elimination","display_name":"New Cost-effective VLSI Implementation of Multiplierless FIR Filter using Common Subexpression Elimination","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2152100348","doi":"https://doi.org/10.1109/iscas.2005.1464870","mag":"2152100348"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043735152","display_name":"Yasuhiro Takahashi","orcid":"https://orcid.org/0000-0002-1653-8425"},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Takahashi","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan","institution_ids":["https://openalex.org/I112524849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074850118","display_name":"M. YOKOYAMA","orcid":"https://orcid.org/0000-0003-2837-6272"},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yokoyama","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan","institution_ids":["https://openalex.org/I112524849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I112524849"],"apc_list":null,"apc_paid":null,"fwci":2.3773,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.90272774,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1445","last_page":"1448"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8697271943092346},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.8001322746276855},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7523882985115051},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6793582439422607},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6611436605453491},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5596360564231873},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4637300372123718},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4470750689506531},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4011513590812683},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.37285393476486206},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.36270421743392944},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2569623589515686},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19283488392829895},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1574394702911377},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.1256757378578186},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07304701209068298},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05879202485084534}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8697271943092346},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.8001322746276855},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7523882985115051},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6793582439422607},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6611436605453491},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5596360564231873},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4637300372123718},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4470750689506531},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4011513590812683},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37285393476486206},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.36270421743392944},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2569623589515686},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19283488392829895},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1574394702911377},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.1256757378578186},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07304701209068298},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05879202485084534},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1562741035","https://openalex.org/W2026060728","https://openalex.org/W2088673893","https://openalex.org/W2119529071","https://openalex.org/W2120173944","https://openalex.org/W2129513088","https://openalex.org/W2170710139"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W2015155483","https://openalex.org/W3082309838","https://openalex.org/W2058793688","https://openalex.org/W4312097652","https://openalex.org/W1516961173"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,17,25,84,90],"novel":[3],"common":[4],"subexpression":[5],"elimination":[6],"(CSE)":[7],"method":[8,34,103],"to":[9,39,89],"be":[10],"used":[11],"for":[12,65],"the":[13,41,66,78,97,101],"VLSI":[14],"design":[15],"of":[16,28,86,93,100,107,114],"multiplierless":[18],"finite":[19],"impulse":[20],"response":[21],"(FIR)":[22],"filter":[23],"with":[24,74],"small":[26],"number":[27],"adders":[29],"and":[30,46,59],"registers.":[31],"The":[32,49],"proposed":[33,102],"is":[35,104],"an":[36,105],"efficient":[37],"way":[38],"reduce":[40],"function":[42],"blocks":[43],"using":[44],"horizontal":[45],"vertical":[47],"CSE.":[48],"FIR":[50],"filters":[51],"were":[52,63],"synthesized":[53],"from":[54,83],"Verilog":[55],"HDL":[56],"code.":[57],"Area":[58],"critical":[60,98],"path":[61,99],"values":[62],"evaluated":[64],"0.35":[67],"/spl":[68],"mu/m":[69],"standard":[70],"CMOS":[71],"library.":[72],"Compared":[73],"previous":[75],"CSE":[76],"techniques,":[77],"presented":[79],"approach":[80],"can":[81],"save":[82],"minimum":[85],"0.8%":[87],"up":[88],"maximum":[91],"21.5%":[92],"gate":[94],"area.":[95],"Also,":[96],"average":[106],"3.2%":[108],"or":[109],"17.6%":[110],"shorter":[111],"than":[112],"those":[113],"other":[115],"methods.":[116]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}