{"id":"https://openalex.org/W2157587419","doi":"https://doi.org/10.1109/iscas.2005.1464832","title":"Design Automation of Single-Ended LNAs Using Symbolic Analysis","display_name":"Design Automation of Single-Ended LNAs Using Symbolic Analysis","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2157587419","doi":"https://doi.org/10.1109/iscas.2005.1464832","mag":"2157587419"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041711279","display_name":"G. Tulunay","orcid":null},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Tulunay","raw_affiliation_strings":["Department of Electrical Engineering, 209N WSEC, University of Nebraska, Lincoln, Lincolnshire, NE, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, 209N WSEC, University of Nebraska, Lincoln, Lincolnshire, NE, USA","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108513386","display_name":"S. Balkar","orcid":null},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Balkar","raw_affiliation_strings":["Department of Electrical Engineering, 209N WSEC, University of Nebraska, Lincoln, Lincolnshire, NE, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, 209N WSEC, University of Nebraska, Lincoln, Lincolnshire, NE, USA","institution_ids":["https://openalex.org/I114395901"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I114395901"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1294","last_page":"1297"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6801072359085083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6766132116317749},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6303560733795166},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5983197689056396},{"id":"https://openalex.org/keywords/a-priori-and-a-posteriori","display_name":"A priori and a posteriori","score":0.5963901877403259},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5946521759033203},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5588391423225403},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5118879079818726},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.5088010430335999},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4959815442562103},{"id":"https://openalex.org/keywords/symbolic-data-analysis","display_name":"Symbolic data analysis","score":0.43708446621894836},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.43223142623901367},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3283005952835083},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.23222938179969788},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22320309281349182},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21359896659851074},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19540631771087646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.178644597530365}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6801072359085083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6766132116317749},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6303560733795166},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5983197689056396},{"id":"https://openalex.org/C75553542","wikidata":"https://www.wikidata.org/wiki/Q178161","display_name":"A priori and a posteriori","level":2,"score":0.5963901877403259},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5946521759033203},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5588391423225403},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5118879079818726},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.5088010430335999},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4959815442562103},{"id":"https://openalex.org/C65620979","wikidata":"https://www.wikidata.org/wiki/Q7661176","display_name":"Symbolic data analysis","level":2,"score":0.43708446621894836},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.43223142623901367},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3283005952835083},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.23222938179969788},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22320309281349182},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21359896659851074},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19540631771087646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.178644597530365},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1521027360","https://openalex.org/W1541347882","https://openalex.org/W1807491251","https://openalex.org/W2105015232","https://openalex.org/W2118606399","https://openalex.org/W2124644517","https://openalex.org/W2128128047","https://openalex.org/W2170444246","https://openalex.org/W2493470393"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W2743305891","https://openalex.org/W2019954703","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W3198354237","https://openalex.org/W3205162826","https://openalex.org/W3206224769"],"abstract_inverted_index":{"A":[0],"methodology":[1],"for":[2,32],"the":[3,25,46,68,72,80],"automated":[4],"design":[5,74],"of":[6,35,71],"single-ended":[7],"low":[8],"noise":[9],"amplifiers":[10],"(LNA)":[11],"is":[12,77],"presented.":[13],"The":[14],"method":[15],"relies":[16],"on":[17],"symbolic":[18],"analysis":[19,30],"and":[20,65,82],"simulated":[21],"annealing":[22],"to":[23],"solve":[24],"unconstrained":[26],"optimization":[27],"problem.":[28],"Symbolic":[29],"allows":[31],"automatic":[33],"synthesis":[34,81],"any":[36],"given":[37],"LNA":[38,51],"topology,":[39],"without":[40],"a":[41,59],"priori":[42],"knowledge.":[43],"To":[44],"validate":[45],"proposed":[47],"method,":[48],"three":[49],"different":[50],"topologies":[52],"are":[53,85],"synthesized":[54],"at":[55],"900":[56],"MHz,":[57],"using":[58],"0.35":[60],"/spl":[61],"mu/m":[62],"CMOS":[63],"technology":[64],"verified":[66],"by":[67],"Spectre":[69],"simulator":[70],"Cadence":[73],"environment.":[75],"It":[76],"shown":[78],"that":[79],"verification":[83],"results":[84],"in":[86],"good":[87],"agreement.":[88]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}