{"id":"https://openalex.org/W2122646466","doi":"https://doi.org/10.1109/iscas.2005.1464777","title":"A Phase-Detect Synchronous Mirror Delay for Clock Skew-Compensation Circuits","display_name":"A Phase-Detect Synchronous Mirror Delay for Clock Skew-Compensation Circuits","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2122646466","doi":"https://doi.org/10.1109/iscas.2005.1464777","mag":"2122646466"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070310968","display_name":"Kuo-Hsing Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110262174","display_name":"Chen-Lung Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Lung Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021705567","display_name":"Yu-Lung Lo","orcid":"https://orcid.org/0000-0003-1456-7158"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Lung Lo","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109239690","display_name":"Chia-Wei Su","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Wei Su","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0903,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.80147471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"1070","last_page":"1073"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8378809094429016},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.8360134363174438},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7976669073104858},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.6800817251205444},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6765674948692322},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.612817108631134},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5965260863304138},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5375063419342041},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49720481038093567},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4652683734893799},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4607348144054413},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4288964569568634},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.422384113073349},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4147777855396271},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4131268262863159},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.36532047390937805},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31057918071746826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2077701985836029},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1535978615283966},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10875177383422852}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8378809094429016},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.8360134363174438},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7976669073104858},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.6800817251205444},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6765674948692322},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.612817108631134},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5965260863304138},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5375063419342041},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49720481038093567},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4652683734893799},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4607348144054413},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4288964569568634},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.422384113073349},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4147777855396271},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4131268262863159},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.36532047390937805},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31057918071746826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2077701985836029},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1535978615283966},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10875177383422852},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1831473815","https://openalex.org/W1855246538","https://openalex.org/W2074806558","https://openalex.org/W2129435173","https://openalex.org/W2146207170","https://openalex.org/W2166287616","https://openalex.org/W2169622190","https://openalex.org/W6681422166"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W4386968318","https://openalex.org/W2337711143","https://openalex.org/W3006003651","https://openalex.org/W2294981364","https://openalex.org/W2040807843","https://openalex.org/W2137310043","https://openalex.org/W2606047588","https://openalex.org/W2421091644","https://openalex.org/W2071461855"],"abstract_inverted_index":{"A":[0],"new":[1,62,77],"phase-detect":[2],"synchronous":[3],"mirror":[4,63],"delay":[5,64,175],"(PSMD)":[6],"circuit":[7,12,65],"is":[8,68,141,150,169],"proposed.":[9],"The":[10,32,106,121],"PSMD":[11,83,128,165],"not":[13,87],"only":[14,48,88],"can":[15,26,35,46,79,129,184],"be":[16,36,130,185],"operated":[17,131],"in":[18,38,86,101,188,196],"the":[19,28,49,81,89,126,137,146,154,164,172,182,190],"narrow":[20,50,90],"pulse":[21,51,91],"clock":[22,40,52,92,103,148,180],"signal":[23],"but":[24,43,94],"also":[25,95],"accept":[27,47],"50%":[29,96],"duty-cycle":[30,97],"clocks.":[31],"conventional":[33],"SMD":[34],"locked":[37,100],"2":[39,102],"cycle":[41,104],"time,":[42],"it":[44],"just":[45],"signal.":[53],"In":[54,162],"this":[55],"proposed":[56,82,127],"PSMD,":[57],"we":[58],"have":[59],"developed":[60],"a":[61,71,76,186],"(MCC)":[66],"which":[67],"composed":[69],"of":[70,174,192],"phase":[72,139],"detector":[73],"(PD).":[74],"Such":[75],"MCC":[78],"provide":[80],"to":[84,134],"operate":[85],"signal,":[93],"clocks,":[98],"and":[99,136,152,159,179],"time.":[105],"HSPICE":[107],"simulation":[108,122],"results":[109,123],"are":[110,157],"based":[111],"on":[112,171],"TSMC":[113],"0.18":[114],"/spl":[115],"mu/m":[116],"1P6M":[117],"N-well":[118],"CMOS":[119],"process.":[120],"show":[124],"that":[125],"from":[132],"200MHz":[133,151],"400MHz":[135],"static":[138],"error":[140],"less":[142],"than":[143],"58.7ps.":[144],"When":[145],"input":[147,177],"frequency":[149,167,193],"400MHz,":[153],"power":[155],"dissipation":[156],"6.03mW":[158],"9.87mW,":[160],"respectively.":[161],"addition,":[163],"operation":[166],"range":[168,195],"dependent":[170],"number":[173],"cells,":[176],"buffer":[178],"drive,":[181],"principle":[183],"template":[187],"designing":[189],"issue":[191],"tuning":[194],"SMD.":[197]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}