{"id":"https://openalex.org/W2138760525","doi":"https://doi.org/10.1109/iscas.2005.1464767","title":"A Memory-Reduced Log-MAP Kernel for Turbo Decoder","display_name":"A Memory-Reduced Log-MAP Kernel for Turbo Decoder","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2138760525","doi":"https://doi.org/10.1109/iscas.2005.1464767","mag":"2138760525"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062323682","display_name":"Tsung\u2010Han Tsai","orcid":"https://orcid.org/0000-0001-7524-0621"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Han Tsai","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Jhong Li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101712029","display_name":"Cheng\u2010Hung Lin","orcid":"https://orcid.org/0000-0001-7278-093X"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Hung Lin","raw_affiliation_strings":["Graduate Institute of Electronic Engineering, National Taiwan University, Taipei, Taiwan","[Graduate Institute of Electronic Engineering, National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronic Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Graduate Institute of Electronic Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109465340","display_name":"An-Yeu Wu","orcid":"https://orcid.org/0000-0003-4731-8633"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"An-Yeu Wu","raw_affiliation_strings":["Graduate Institute of Electronic Engineering, National Taiwan University, Taipei, Taiwan","[Graduate Institute of Electronic Engineering, National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronic Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[Graduate Institute of Electronic Engineering, National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0803,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.77500141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1032","last_page":"1035"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.7705899477005005},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7193244695663452},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5213640928268433},{"id":"https://openalex.org/keywords/turbo-equalizer","display_name":"Turbo equalizer","score":0.5143615007400513},{"id":"https://openalex.org/keywords/turbo","display_name":"Turbo","score":0.5055398941040039},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45079779624938965},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4249241352081299},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3899412155151367},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35906079411506653},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2440153956413269},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19952616095542908},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13010647892951965},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12432435154914856},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.08652052283287048},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.08503380417823792}],"concepts":[{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.7705899477005005},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7193244695663452},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5213640928268433},{"id":"https://openalex.org/C12232224","wikidata":"https://www.wikidata.org/wiki/Q7853840","display_name":"Turbo equalizer","level":5,"score":0.5143615007400513},{"id":"https://openalex.org/C2776240298","wikidata":"https://www.wikidata.org/wiki/Q1138513","display_name":"Turbo","level":2,"score":0.5055398941040039},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45079779624938965},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4249241352081299},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3899412155151367},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35906079411506653},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2440153956413269},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19952616095542908},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13010647892951965},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12432435154914856},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.08652052283287048},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.08503380417823792},{"id":"https://openalex.org/C46462455","wikidata":"https://www.wikidata.org/wiki/Q5395712","display_name":"Error floor","level":4,"score":0.0},{"id":"https://openalex.org/C171146098","wikidata":"https://www.wikidata.org/wiki/Q124192","display_name":"Automotive engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1580603593","https://openalex.org/W2121606987","https://openalex.org/W2134301016","https://openalex.org/W2135040510","https://openalex.org/W2169335080","https://openalex.org/W2987657883"],"related_works":["https://openalex.org/W2363507870","https://openalex.org/W2024764701","https://openalex.org/W2348997984","https://openalex.org/W1562642891","https://openalex.org/W2207102643","https://openalex.org/W2044606598","https://openalex.org/W2104409500","https://openalex.org/W3184754094","https://openalex.org/W2312489223","https://openalex.org/W2219893843"],"abstract_inverted_index":{"Generally,":[0],"the":[1,5,36,42,48,61,68,75,87],"log-MAP":[2,21,78],"kernel":[3,22,54,79],"of":[4,41,67],"turbo":[6,69],"decoding":[7],"consumes":[8],"large":[9],"memories":[10],"in":[11,52,80,86],"hardware":[12],"implementation.":[13],"In":[14],"this":[15,53],"paper,":[16],"we":[17],"propose":[18],"a":[19,64],"new":[20],"to":[23,39,73],"reduce":[24,35],"memory":[25,37,49],"usage.":[26],"The":[27],"comparison":[28],"result":[29],"shows":[30],"our":[31],"proposed":[32,76],"architecture":[33],"can":[34],"size":[38],"26%":[40],"classical":[43],"architecture.":[44],"We":[45],"also":[46],"simplify":[47],"data":[50],"access":[51],"design":[55],"without":[56],"extra":[57],"address":[58],"generators.":[59],"For":[60],"3GPP":[62],"standard,":[63],"prototyping":[65],"chip":[66],"decoder":[70],"is":[71],"implemented":[72],"verify":[74],"memory-reduced":[77],"3.04/spl":[81],"times/3.04mm/sup":[82],"2/":[83],"core":[84],"area":[85],"UMC":[88],"0.18":[89],"/spl":[90],"mu/m":[91],"CMOS":[92],"process.":[93]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}