{"id":"https://openalex.org/W2163548400","doi":"https://doi.org/10.1109/iscas.2005.1464681","title":"A Synthesis Scheme for Simultaneous Scheduling, Binding, Partitoning and Placement with Resources Operating at Multiple Voltages","display_name":"A Synthesis Scheme for Simultaneous Scheduling, Binding, Partitoning and Placement with Resources Operating at Multiple Voltages","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2163548400","doi":"https://doi.org/10.1109/iscas.2005.1464681","mag":"2163548400"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100398659","display_name":"Ling Wang","orcid":"https://orcid.org/0000-0001-8696-676X"},"institutions":[{"id":"https://openalex.org/I4210161462","display_name":"Heilongjiang Institute of Technology","ror":"https://ror.org/05x0m9n95","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210161462"]},{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ling Wang","raw_affiliation_strings":["School of Computer Science and Technology, Harbin Institute of Technology, Harbin, Heilongjiang, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Harbin Institute of Technology, Harbin, Heilongjiang, China","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069124655","display_name":"Yingtao Jiang","orcid":"https://orcid.org/0000-0001-7453-9365"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yingtao Jiang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, USA","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100433581","display_name":"Yu Zhang","orcid":"https://orcid.org/0000-0002-5848-8892"},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]},{"id":"https://openalex.org/I4210161462","display_name":"Heilongjiang Institute of Technology","ror":"https://ror.org/05x0m9n95","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210161462"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Zhang","raw_affiliation_strings":["School of Computer Science and Technology, Harbin Institute of Technology, Harbin, Heilongjiang, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Harbin Institute of Technology, Harbin, Heilongjiang, China","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100724603","display_name":"Ru Chen","orcid":"https://orcid.org/0000-0002-2269-3237"},"institutions":[{"id":"https://openalex.org/I4210161462","display_name":"Heilongjiang Institute of Technology","ror":"https://ror.org/05x0m9n95","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210161462"]},{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ru Chen","raw_affiliation_strings":["School of Computer Science and Technology, Harbin Institute of Technology, Harbin, Heilongjiang, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Harbin Institute of Technology, Harbin, Heilongjiang, China","institution_ids":["https://openalex.org/I4210161462","https://openalex.org/I204983213"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100398659"],"corresponding_institution_ids":["https://openalex.org/I204983213","https://openalex.org/I4210161462"],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.75610961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"688","last_page":"691"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7431801557540894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7028350830078125},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6411213278770447},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.628928542137146},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.47504472732543945},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4609987735748291},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.458154559135437},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4547325074672699},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.43966957926750183},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4284108877182007},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3893052637577057},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3547093868255615},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.350394070148468},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.311981737613678},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28131788969039917},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2371593713760376},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.2204681634902954},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16465520858764648},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15189656615257263},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14419111609458923},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11215174198150635}],"concepts":[{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7431801557540894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7028350830078125},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6411213278770447},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.628928542137146},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.47504472732543945},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4609987735748291},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.458154559135437},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4547325074672699},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.43966957926750183},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4284108877182007},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3893052637577057},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3547093868255615},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.350394070148468},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.311981737613678},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28131788969039917},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2371593713760376},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2204681634902954},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16465520858764648},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15189656615257263},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14419111609458923},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11215174198150635},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1497527205","https://openalex.org/W1539247619","https://openalex.org/W1998071220","https://openalex.org/W1999640823","https://openalex.org/W2005228957","https://openalex.org/W2009083496","https://openalex.org/W2011579672","https://openalex.org/W2039731046","https://openalex.org/W2051230585","https://openalex.org/W2052031047","https://openalex.org/W2065260591","https://openalex.org/W2068447851","https://openalex.org/W2072131414","https://openalex.org/W2080358700","https://openalex.org/W2094042791","https://openalex.org/W2097099414","https://openalex.org/W2097774291","https://openalex.org/W2107374873","https://openalex.org/W2127680764","https://openalex.org/W2145589101","https://openalex.org/W2170136089","https://openalex.org/W2626746498","https://openalex.org/W4230387433","https://openalex.org/W4232506092","https://openalex.org/W4255823436","https://openalex.org/W4256007160","https://openalex.org/W6629697955","https://openalex.org/W6651671622","https://openalex.org/W6663499612","https://openalex.org/W6831735757"],"related_works":["https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W3013057549","https://openalex.org/W1980040075","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W1968931833","https://openalex.org/W2029518208","https://openalex.org/W2295153704","https://openalex.org/W282396022"],"abstract_inverted_index":{"One":[0],"promising":[1],"technique":[2],"to":[3,8,72,80,97,126,131],"reduce":[4,127],"power":[5,9,99,128,158],"consumption":[6,100,129],"is":[7],"a":[10,40,61,89,93,143],"chip":[11],"with":[12,103,142],"multiple":[13,35,107],"supply":[14],"voltages.":[15],"However,":[16],"as":[17,120],"noticed":[18],"by":[19,57],"M.C.":[20],"Johnson":[21],"and":[22,101,124,135,138,159],"K.":[23],"Roy":[24],"(see":[25],"ACM":[26],"Trans.":[27],"Design":[28],"Auto.":[29],"Electronic":[30],"Syst.,":[31],"vol.2,":[32],"p.227-48,":[33],"1997),":[34],"voltage":[36],"designs":[37],"can":[38,53,153],"cause":[39],"number":[41,144],"of":[42,60,145],"serious":[43],"layout":[44,51,75],"problems.":[45],"We":[46,87],"have":[47],"shown":[48],"that":[49,149],"the":[50,58,65,74,84,150],"problems":[52,76],"be":[54,81],"partially":[55],"solved":[56],"addition":[59],"partitioning":[62,123],"step":[63],"into":[64],"synthesis":[66,90],"flow.":[67,86],"A":[68],"more":[69],"subtle":[70],"solution":[71],"solve":[73],"requires":[77],"placement":[78],"also":[79],"included":[82],"in":[83,157],"design":[85],"present":[88],"scheme,":[91],"following":[92],"simulated":[94],"annealing":[95],"engine,":[96],"minimize":[98],"area":[102],"resources":[104],"operating":[105],"at":[106],"voltages":[108],"under":[109],"timing":[110],"constraints.":[111],"The":[112],"scheme":[113],"simultaneously":[114],"considers":[115],"many":[116],"correlated":[117],"factors,":[118],"such":[119],"scheduling,":[121],"binding,":[122],"placement,":[125],"due":[130],"both":[132],"functional":[133],"units":[134],"interconnections":[136],"between":[137],"among":[139],"them.":[140],"Experiments":[141],"DSP":[146],"benchmarks":[147],"show":[148],"proposed":[151],"algorithm":[152],"achieve":[154],"significant":[155],"reduction":[156],"area.":[160]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}