{"id":"https://openalex.org/W2152562240","doi":"https://doi.org/10.1109/iscas.2005.1464679","title":"High-level synthesis under I/O Timing and Memory constraints","display_name":"High-level synthesis under I/O Timing and Memory constraints","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2152562240","doi":"https://doi.org/10.1109/iscas.2005.1464679","mag":"2152562240"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004215191","display_name":"Philippe Coussy","orcid":"https://orcid.org/0000-0002-7222-5271"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Coussy","raw_affiliation_strings":["Lester LAB, CNRS FRE 2734, UBS, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lester LAB, CNRS FRE 2734, UBS, France","institution_ids":["https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080564593","display_name":"Gwenol\u00e9 Corre","orcid":"https://orcid.org/0000-0001-6085-6239"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"G. Corre","raw_affiliation_strings":["Lester LAB, CNRS FRE 2734, UBS, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lester LAB, CNRS FRE 2734, UBS, France","institution_ids":["https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063004214","display_name":"Pierre Bomel","orcid":"https://orcid.org/0000-0001-6477-6674"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Bomel","raw_affiliation_strings":["Lester LAB, CNRS FRE 2734, UBS, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lester LAB, CNRS FRE 2734, UBS, France","institution_ids":["https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108377289","display_name":"Eric Senn","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Senn","raw_affiliation_strings":["Lester LAB, CNRS FRE 2734, UBS, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lester LAB, CNRS FRE 2734, UBS, France","institution_ids":["https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101952856","display_name":"\u00c9ric Martin","orcid":"https://orcid.org/0000-0002-2398-4503"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Martin","raw_affiliation_strings":["Lester LAB, CNRS FRE 2734, UBS, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lester LAB, CNRS FRE 2734, UBS, France","institution_ids":["https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1294671590"],"apc_list":null,"apc_paid":null,"fwci":1.3259,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.8154413,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"680","last_page":"683"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6299089193344116},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6032782793045044},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4200793206691742},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23719820380210876},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16597479581832886}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6299089193344116},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6032782793045044},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4200793206691742},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23719820380210876},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16597479581832886}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1464679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.519.488","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.519.488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.archives-ouvertes.fr/docs/00/07/72/97/PDF/final.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W54026616","https://openalex.org/W1566245157","https://openalex.org/W2033080427","https://openalex.org/W2043487772","https://openalex.org/W2121424844","https://openalex.org/W2141418663","https://openalex.org/W2145494916","https://openalex.org/W2164292984","https://openalex.org/W3137344691","https://openalex.org/W6602220975"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W4402327032","https://openalex.org/W2382290278"],"abstract_inverted_index":{"In":[0],"the":[1,19,35,60,68,74,80,90],"design":[2],"of":[3,21,38,79,84,93],"complex":[4],"systems-on-chips,":[5],"it":[6],"is":[7,87],"necessary":[8],"to":[9,62],"take":[10],"into":[11],"account":[12],"communication":[13],"and":[14,30,46,53,73],"memory":[15,47,76],"access":[16,77],"constraints":[17],"for":[18],"integration":[20],"a":[22,28,31,39,54,64],"dedicated":[23],"hardware":[24],"accelerator.":[25],"We":[26],"present":[27],"methodology":[29],"tool":[32,58],"that":[33],"allow":[34],"high-level":[36],"synthesis":[37],"DSP":[40],"algorithm,":[41],"under":[42],"both":[43],"I/O":[44,70],"timing":[45,71],"constraints.":[48],"Based":[49],"on":[50],"formal":[51],"models":[52],"generic":[55],"architecture,":[56],"this":[57],"helps":[59],"designer":[61],"find":[63],"reasonable":[65],"trade-off":[66],"between":[67],"required":[69],"behavior":[72],"internal":[75],"parallelism":[78],"circuit.":[81],"The":[82],"interest":[83],"our":[85],"approach":[86],"demonstrated":[88],"by":[89],"case":[91],"study":[92],"an":[94],"FFT":[95],"algorithm.":[96]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}