{"id":"https://openalex.org/W2135477346","doi":"https://doi.org/10.1109/iscas.2005.1464674","title":"Non-Interleaving Architecture for Hardware Implementation of Modular Multiplication","display_name":"Non-Interleaving Architecture for Hardware Implementation of Modular Multiplication","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2135477346","doi":"https://doi.org/10.1109/iscas.2005.1464674","mag":"2135477346"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090613129","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0003-2332-2873"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["Department of Computer Science and Technology, Peking University, Beijing, China","Dept. of Computer Science and Technology, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Dept. of Computer Science and Technology, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101758077","display_name":"Dong Tong","orcid":"https://orcid.org/0000-0003-0987-6351"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Tong","raw_affiliation_strings":["Department of Computer Science and Technology, Peking University, Beijing, China","Dept. of Computer Science and Technology, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Dept. of Computer Science and Technology, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100691552","display_name":"Xu Cheng","orcid":"https://orcid.org/0000-0002-5544-8852"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["Department of Computer Science and Technology, Peking University, Beijing, China","Dept. of Computer Science and Technology, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Dept. of Computer Science and Technology, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090613129"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":1.6105,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.89560801,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"660","last_page":"663"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10237","display_name":"Cryptography and Data Security","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.7639821171760559},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.750839352607727},{"id":"https://openalex.org/keywords/modular-exponentiation","display_name":"Modular exponentiation","score":0.7279472947120667},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6896798610687256},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6262898445129395},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5337019562721252},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5174877643585205},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4925742745399475},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4869142770767212},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45598673820495605},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.43584948778152466},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43372780084609985},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.4198688566684723},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.41793811321258545},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37401893734931946},{"id":"https://openalex.org/keywords/public-key-cryptography","display_name":"Public-key cryptography","score":0.13750877976417542},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.11257588863372803},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1089029610157013},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08295989036560059}],"concepts":[{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.7639821171760559},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.750839352607727},{"id":"https://openalex.org/C152763109","wikidata":"https://www.wikidata.org/wiki/Q1228841","display_name":"Modular exponentiation","level":4,"score":0.7279472947120667},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6896798610687256},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6262898445129395},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5337019562721252},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5174877643585205},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4925742745399475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4869142770767212},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45598673820495605},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.43584948778152466},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43372780084609985},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.4198688566684723},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.41793811321258545},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37401893734931946},{"id":"https://openalex.org/C203062551","wikidata":"https://www.wikidata.org/wiki/Q201339","display_name":"Public-key cryptography","level":3,"score":0.13750877976417542},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.11257588863372803},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1089029610157013},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08295989036560059},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1493873707","https://openalex.org/W1529132699","https://openalex.org/W1773827576","https://openalex.org/W1928877101","https://openalex.org/W1981663184","https://openalex.org/W1996360405","https://openalex.org/W2004814164","https://openalex.org/W2011356012","https://openalex.org/W2033770849","https://openalex.org/W2045682094","https://openalex.org/W2079356110","https://openalex.org/W2098235952","https://openalex.org/W2108581759","https://openalex.org/W2120608395","https://openalex.org/W2123257885","https://openalex.org/W2127856956","https://openalex.org/W2148288605","https://openalex.org/W2156460937","https://openalex.org/W2170940817","https://openalex.org/W4230453618","https://openalex.org/W4232836212","https://openalex.org/W4237773356","https://openalex.org/W4246563487","https://openalex.org/W6640212602","https://openalex.org/W7065831724"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W970262775","https://openalex.org/W4233616027","https://openalex.org/W2059591361","https://openalex.org/W4244724753","https://openalex.org/W2535673728","https://openalex.org/W102726818","https://openalex.org/W1972081536","https://openalex.org/W1831618318"],"abstract_inverted_index":{"Global":[0],"interconnect":[1],"is":[2,66],"a":[3,94],"key":[4],"potential":[5],"bottleneck":[6],"to":[7,28,46],"advancing":[8],"the":[9,17,38,48,56,61,64,83,88],"performance":[10],"of":[11,31],"high-speed":[12],"integrated":[13],"circuits,":[14],"especially":[15],"for":[16],"large":[18],"bit":[19],"modular":[20,53],"multiplier":[21],"used":[22],"in":[23,51,63,91,98],"RSA":[24,32],"systems.":[25],"Architectural":[26],"approaches":[27],"hardware":[29],"implementation":[30],"are":[33],"presented.":[34],"Specially,":[35],"we":[36],"extend":[37],"recently":[39],"proposed":[40],"distributed":[41],"module":[42],"cluster":[43],"(DMC)":[44],"microarchitecture":[45],"reduce":[47],"long":[49],"latency":[50],"calculating":[52],"exponentiation.":[54],"In":[55],"non-interleaving":[57],"architecture,":[58],"so-called":[59],"NI-DMC,":[60],"bubble":[62],"pipeline":[65],"eliminated":[67],"by":[68],"using":[69],"longer":[70],"processing":[71],"cells":[72],"and":[73],"bringing":[74],"forward":[75],"certain":[76],"critical":[77],"signals.":[78],"Experimental":[79],"results":[80],"show":[81],"that":[82],"new":[84],"approach":[85,90],"significantly":[86],"exceeds":[87],"DMC-based":[89],"performance,":[92],"with":[93],"relatively":[95],"small":[96],"increase":[97],"area":[99],"overhead.":[100]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}