{"id":"https://openalex.org/W1836551854","doi":"https://doi.org/10.1109/iscas.2005.1464662","title":"Managing Substrate and Interconnect Noise from High Performance Repeater Insertion in a Mixed-Signal Environment","display_name":"Managing Substrate and Interconnect Noise from High Performance Repeater Insertion in a Mixed-Signal Environment","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1836551854","doi":"https://doi.org/10.1109/iscas.2005.1464662","mag":"1836551854"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108634711","display_name":"R.M. Secareanu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R.M. Secareanu","raw_affiliation_strings":["Freescale Semiconductor, MMSTL - Microwave and Mixed-Signal Technologies Laboratory","MMSTL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, MMSTL - Microwave and Mixed-Signal Technologies Laboratory","institution_ids":[]},{"raw_affiliation_string":"MMSTL, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021661475","display_name":"S.K. Banerjee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S.K. Banerjee","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089852164","display_name":"O. Hartin","orcid":"https://orcid.org/0000-0002-4339-2513"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"O. Hartin","raw_affiliation_strings":["Freescale Semiconductor, MMSTL - Microwave and Mixed-Signal Technologies Laboratory","MMSTL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, MMSTL - Microwave and Mixed-Signal Technologies Laboratory","institution_ids":[]},{"raw_affiliation_string":"MMSTL, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074760754","display_name":"Ver\u00f3nica Fern\u00e1ndez","orcid":"https://orcid.org/0000-0001-9720-3055"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Fernandez","raw_affiliation_strings":["Freescale Semiconductor, RPD - Radio Product Division","RPD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, RPD - Radio Product Division","institution_ids":[]},{"raw_affiliation_string":"RPD, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.G. Friedman","raw_affiliation_strings":["Freescale Semiconductor, University of Rochester, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, University of Rochester, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.10810963,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"612","last_page":"615"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7256442308425903},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.600005030632019},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5846880674362183},{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.5472391247749329},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5462455749511719},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47854381799697876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46032965183258057},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45171573758125305},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44115570187568665},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4108772277832031},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.4101957380771637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.39450255036354065},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.36954590678215027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29017484188079834},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.23967626690864563}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7256442308425903},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.600005030632019},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5846880674362183},{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.5472391247749329},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5462455749511719},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47854381799697876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46032965183258057},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45171573758125305},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44115570187568665},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4108772277832031},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.4101957380771637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39450255036354065},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.36954590678215027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29017484188079834},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.23967626690864563},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464662","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464662","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W63642256","https://openalex.org/W1576992642","https://openalex.org/W1693347127","https://openalex.org/W1827773267","https://openalex.org/W1840137089","https://openalex.org/W1872673121","https://openalex.org/W2100682578","https://openalex.org/W2113365965","https://openalex.org/W2114207543","https://openalex.org/W2125326833","https://openalex.org/W2130324138","https://openalex.org/W2133899150","https://openalex.org/W2137698612","https://openalex.org/W2145873744","https://openalex.org/W2166994153","https://openalex.org/W2167478831","https://openalex.org/W2295117815","https://openalex.org/W6677213252"],"related_works":["https://openalex.org/W2019635822","https://openalex.org/W4242383160","https://openalex.org/W2154989823","https://openalex.org/W1607309093","https://openalex.org/W4229489461","https://openalex.org/W2250058922","https://openalex.org/W2112366950","https://openalex.org/W2125423773","https://openalex.org/W2170610805","https://openalex.org/W2060115954"],"abstract_inverted_index":{"With":[0],"technology":[1],"advancements":[2],"in":[3],"the":[4,43,60,65,70,76,80,92,101,106],"very-deep":[5],"submicrometer":[6],"(VDSM)":[7],"regime":[8],"and":[9,16,23,34,45,96,109],"system-on-chip":[10],"(SOC)":[11],"integration,":[12],"high":[13],"performance,":[14],"low-voltage,":[15],"low-noise":[17],"are":[18,87,112],"becoming":[19],"stringent":[20],"challenges.":[21],"Interconnect":[22],"crosstalk":[24,35,98],"dominated":[25],"digital":[26,44,71,83,110],"design":[27],"requires":[28,39],"solutions":[29],"to":[30],"manage":[31],"interconnect":[32,95],"delay":[33],"noise.":[36],"SOC":[37,86],"integration":[38],"minimal":[40],"interaction":[41],"between":[42],"analog/RF":[46,66,108],"on-chip":[47,107],"blocks":[48,111],"that":[49],"operate":[50],"at":[51],"increasingly":[52],"lower":[53],"power":[54,57],"supplies.":[55],"Such":[56],"supplies":[58],"affect":[59],"signal-to-noise":[61],"ratio":[62],"of":[63,79,94],"both":[64],"as":[67,69],"well":[68],"blocks.":[72],"These":[73],"topics":[74],"describe":[75],"general":[77],"area":[78],"paper.":[81],"High-performance":[82],"buffers":[84,102],"targeting":[85],"presented.":[88],"Methods":[89],"for":[90],"reducing":[91],"impact":[93],"substrate":[97],"generated":[99],"by":[100],"with":[103],"implications":[104],"on":[105],"discussed.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}