{"id":"https://openalex.org/W2134660344","doi":"https://doi.org/10.1109/iscas.2005.1464643","title":"Synthesis of Reconfigurable Multiplier Blocks: Part I-Fundamentals","display_name":"Synthesis of Reconfigurable Multiplier Blocks: Part I-Fundamentals","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2134660344","doi":"https://doi.org/10.1109/iscas.2005.1464643","mag":"2134660344"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058306867","display_name":"S.S. Demirsoy","orcid":null},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"S.S. Demirsoy","raw_affiliation_strings":["Applied DSP and VLSI Research Group, University of Westminster, London, UK"],"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, University of Westminster, London, UK","institution_ids":["https://openalex.org/I94951947"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063620004","display_name":"\u0130zzet Kale","orcid":"https://orcid.org/0000-0001-5562-6885"},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"I. Kale","raw_affiliation_strings":["Applied DSP and VLSI Research Group, University of Westminster, London, UK"],"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, University of Westminster, London, UK","institution_ids":["https://openalex.org/I94951947"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008198554","display_name":"Andrew G. Dempster","orcid":"https://orcid.org/0000-0003-0881-1548"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"A.G. Dempster","raw_affiliation_strings":["School of Surveying and Spatial Information Systems, University of New South Wales, Sydney, Australia"],"affiliations":[{"raw_affiliation_string":"School of Surveying and Spatial Information Systems, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058306867"],"corresponding_institution_ids":["https://openalex.org/I94951947"],"apc_list":null,"apc_paid":null,"fwci":1.297,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.81350288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"536","last_page":"539"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7693023681640625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5979921817779541},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5306566953659058},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4553755223751068},{"id":"https://openalex.org/keywords/terminology","display_name":"Terminology","score":0.43416255712509155},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3817850947380066},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3769986927509308},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.37630903720855713},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34434741735458374},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24624982476234436},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15612047910690308},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15259027481079102}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7693023681640625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5979921817779541},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5306566953659058},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4553755223751068},{"id":"https://openalex.org/C547195049","wikidata":"https://www.wikidata.org/wiki/Q1725664","display_name":"Terminology","level":2,"score":0.43416255712509155},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3817850947380066},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3769986927509308},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37630903720855713},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34434741735458374},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24624982476234436},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15612047910690308},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15259027481079102},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2005.1464643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:westminsterresearch.westminster.ac.uk:92w09","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ISCAS.2005.1464643","pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"book-chapter"},{"id":"pmh:oai:westminsterresearch.wmin.ac.uk:966","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Book Section"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.550000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1547382623","https://openalex.org/W1561878645","https://openalex.org/W1590193206","https://openalex.org/W1753096814","https://openalex.org/W1986644367","https://openalex.org/W2096479326","https://openalex.org/W2103244632","https://openalex.org/W2103439844","https://openalex.org/W2105758312","https://openalex.org/W2119529071","https://openalex.org/W2120173944","https://openalex.org/W2127439404","https://openalex.org/W2133135437","https://openalex.org/W2134660344","https://openalex.org/W2154656381","https://openalex.org/W2162144289","https://openalex.org/W2169484940","https://openalex.org/W6990153243"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Reconfigurable":[0],"multiplier":[1],"blocks":[2],"(ReMB)":[3],"offer":[4],"significant":[5],"area,":[6],"delay":[7],"and":[8,21,42,56,80],"possibly":[9],"power":[10],"reduction":[11],"in":[12],"time-multiplexed":[13],"implementation":[14],"of":[15],"multiple":[16,45],"constant":[17],"multiplications.":[18],"This":[19,50],"paper":[20,24,51,67],"its":[22],"companion":[23,66],"(subtitled":[25],"Part":[26],"II":[27],"-":[28],"algorithm)":[29],"together":[30],"present":[31],"a":[32,61],"systematic":[33,62],"synthesis":[34,63,70],"method":[35,71,75],"for":[36,59],"single":[37,39,43],"input":[38,44],"output":[40,46],"(SISO)":[41],"(SIMO)":[47],"ReMB":[48],"designs.":[49],"presents":[52],"the":[53,69],"necessary":[54],"foundation":[55],"terminology":[57],"needed":[58],"developing":[60],"technique.":[64],"The":[65,74],"illustrates":[68],"through":[72],"examples.":[73],"proposed":[76],"achieves":[77],"reduced":[78],"logic-depth":[79],"area":[81],"over":[82],"standard":[83],"multipliers/multiplier":[84],"blocks.":[85]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}