{"id":"https://openalex.org/W1504980010","doi":"https://doi.org/10.1109/iscas.2005.1464621","title":"High-speed CMOS-to-ECL pad driver in 0.18\u03bcm CMOS","display_name":"High-speed CMOS-to-ECL pad driver in 0.18\u03bcm CMOS","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1504980010","doi":"https://doi.org/10.1109/iscas.2005.1464621","mag":"1504980010"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","Dip. di Ingegneria Elettronica, Univ. di Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dip. di Ingegneria Elettronica, Univ. di Roma, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036781162","display_name":"G. Lulli","orcid":null},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Lulli","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","Dip. di Ingegneria Elettronica, Univ. di Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dip. di Ingegneria Elettronica, Univ. di Roma, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006256080","display_name":"P. Marietti","orcid":null},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Marietti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","Dip. di Ingegneria Elettronica, Univ. di Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dip. di Ingegneria Elettronica, Univ. di Roma, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070430111","display_name":"Pietro Monsurr\u00f2","orcid":"https://orcid.org/0000-0002-3821-6566"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Monsurro","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","Dip. di Ingegneria Elettronica, Univ. di Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dip. di Ingegneria Elettronica, Univ. di Roma, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","Dip. di Ingegneria Elettronica, Univ. di Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dip. di Ingegneria Elettronica, Univ. di Roma, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","Dip. di Ingegneria Elettronica, Univ. di Roma, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universita La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dip. di Ingegneria Elettronica, Univ. di Roma, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"448","last_page":"451"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8720650672912598},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6550686359405518},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5550398230552673},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5437257885932922},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5204886794090271},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4983243942260742},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4211665391921997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4148483872413635},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3893308937549591},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2542879283428192},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.2208433747291565},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21357446908950806},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.2076011598110199},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16281399130821228}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8720650672912598},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6550686359405518},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5550398230552673},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5437257885932922},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5204886794090271},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4983243942260742},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4211665391921997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4148483872413635},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3893308937549591},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2542879283428192},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2208433747291565},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21357446908950806},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.2076011598110199},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16281399130821228},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1464621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/368316","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?eid=2-s2.0-67649124910&partnerID=65&md5=5ef151f294446bf0578953fc64b4524f","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1601326896","https://openalex.org/W1894824525","https://openalex.org/W2015615476","https://openalex.org/W2040810246","https://openalex.org/W2098835507","https://openalex.org/W2127578324","https://openalex.org/W2136554915","https://openalex.org/W2174488103","https://openalex.org/W2788464029"],"related_works":["https://openalex.org/W3215232745","https://openalex.org/W1971786091","https://openalex.org/W1900707063","https://openalex.org/W1775886837","https://openalex.org/W1968823096","https://openalex.org/W3043847474","https://openalex.org/W2572576974","https://openalex.org/W2541942879","https://openalex.org/W4220851094","https://openalex.org/W2153744861"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,18,43,50,65],"CMOS-to-ECL":[6],"converter":[7],"and":[8,37,42,79],"pad":[9],"driver,":[10],"to":[11,28,35,48,75],"provide":[12],"true":[13],"negative":[14,25],"ECL":[15,40],"outputs":[16],"from":[17],"positive-supply":[19],"CMOS":[20,62],"ASIC.":[21],"The":[22],"circuit":[23],"exploits":[24],"feedback":[26],"loops":[27],"precisely":[29],"set":[30],"the":[31],"output":[32],"voltages":[33],"corresponding":[34],"0":[36],"1":[38,70],"logic":[39],"levels,":[41],"high":[44,73],"speed":[45],"current":[46],"switch":[47],"allow":[49],"bit":[51],"rate":[52],"of":[53,55,69],"hundreds":[54],"Mb/s.":[56],"Simulations":[57],"using":[58],"0.18":[59],"/spl":[60],"mu/m":[61],"technology":[63],"show":[64],"bit-rate":[66],"in":[67],"excess":[68],"Gb/s,":[71],"with":[72],"tolerance":[74],"temperature,":[76],"load":[77],"resistance":[78],"capacitance":[80],"values.":[81]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}