{"id":"https://openalex.org/W2134102010","doi":"https://doi.org/10.1109/iscas.2005.1464619","title":"A pseudo-differential CMOS receiver insensitive to input common mode level","display_name":"A pseudo-differential CMOS receiver insensitive to input common mode level","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2134102010","doi":"https://doi.org/10.1109/iscas.2005.1464619","mag":"2134102010"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047060185","display_name":"Nam-Seog Kim","orcid":"https://orcid.org/0000-0002-1039-5945"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Nam-Seog Kim","raw_affiliation_strings":["SRAM Design, Memory Division, Samsung Electronics Company Limited, Hwasung, Gyeonggi, South Korea","Memory Div., Samsung Electron., Kyeonggi-Do, South Korea"],"affiliations":[{"raw_affiliation_string":"SRAM Design, Memory Division, Samsung Electronics Company Limited, Hwasung, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Memory Div., Samsung Electron., Kyeonggi-Do, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110232432","display_name":"Uk-Rae Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Uk-Rae Cho","raw_affiliation_strings":["SRAM Design, Memory Division, Samsung Electronics Company Limited, Hwasung, Gyeonggi, South Korea","Memory Div., Samsung Electron., Kyeonggi-Do, South Korea"],"affiliations":[{"raw_affiliation_string":"SRAM Design, Memory Division, Samsung Electronics Company Limited, Hwasung, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Memory Div., Samsung Electron., Kyeonggi-Do, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077048613","display_name":"Hyun-Geun Byun","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyun-Geun Byun","raw_affiliation_strings":["SRAM Design, Memory Division, Samsung Electronics Company Limited, Hwasung, Gyeonggi, South Korea","Memory Div., Samsung Electron., Kyeonggi-Do, South Korea"],"affiliations":[{"raw_affiliation_string":"SRAM Design, Memory Division, Samsung Electronics Company Limited, Hwasung, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Memory Div., Samsung Electron., Kyeonggi-Do, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047060185"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19508474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"440","last_page":"443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.699528694152832},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.6858091354370117},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.6621168255805969},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.5781616568565369},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.5780039429664612},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5285707116127014},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5153488516807556},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5011162757873535},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4203144609928131},{"id":"https://openalex.org/keywords/common-mode-rejection-ratio","display_name":"Common-mode rejection ratio","score":0.411124050617218},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3434423804283142},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.3354450464248657},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.25938937067985535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20624694228172302}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.699528694152832},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.6858091354370117},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.6621168255805969},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.5781616568565369},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.5780039429664612},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5285707116127014},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5153488516807556},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5011162757873535},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4203144609928131},{"id":"https://openalex.org/C102309569","wikidata":"https://www.wikidata.org/wiki/Q1244941","display_name":"Common-mode rejection ratio","level":5,"score":0.411124050617218},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3434423804283142},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.3354450464248657},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.25938937067985535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20624694228172302},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1499100220","https://openalex.org/W1895430418","https://openalex.org/W1986907977","https://openalex.org/W6629947977","https://openalex.org/W6639448615"],"related_works":["https://openalex.org/W1529471020","https://openalex.org/W2020854411","https://openalex.org/W66547677","https://openalex.org/W4206451047","https://openalex.org/W2165510722","https://openalex.org/W2113246691","https://openalex.org/W3093504667","https://openalex.org/W1877685702","https://openalex.org/W2394349332","https://openalex.org/W2965264963"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"composite":[3],"replica-tail-feedback":[4],"(CRF)":[5],"bias":[6,27],"is":[7,28,54],"proposed":[8],"to":[9,17,30],"prevent":[10],"the":[11,51,58,69,91,94,105],"valid":[12],"window":[13],"from":[14],"reducing":[15],"due":[16],"variations":[18,76,83],"of":[19,77,84,107],"input":[20,59],"common":[21],"mode":[22],"(CM)":[23],"level.":[24],"The":[25],"CRF":[26],"applied":[29],"a":[31,36,44],"differential":[32,37],"static":[33,70],"amplifier":[34,71],"and":[35,50,66,80,100,104],"clocked":[38,95],"receiver.":[39],"They":[40],"are":[41,109],"fabricated":[42],"with":[43],"0.1":[45],"/spl":[46,78,85],"mu/m":[47],"CMOS":[48],"process":[49],"supply":[52],"voltage":[53],"1.2":[55],"V.":[56],"When":[57],"CM":[60,74],"level":[61,75],"changes":[62],"between":[63],"0.5":[64],"V":[65],"1.0":[67],"V,":[68],"features":[72],"output":[73],"plusmn/2.3%":[79],"propagation":[81],"delay":[82],"plusmn/7.5%":[86],"against":[87],"each":[88],"average.":[89],"Under":[90],"same":[92],"condition,":[93],"receiver":[96],"provides":[97],"zero":[98],"setup":[99],"60":[101],"ps":[102],"hold,":[103],"alterations":[106],"hold":[108],"14":[110],"ps.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}