{"id":"https://openalex.org/W2102893712","doi":"https://doi.org/10.1109/iscas.2005.1464559","title":"A New Offset Cancellation Technique for Folding ADC","display_name":"A New Offset Cancellation Technique for Folding ADC","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2102893712","doi":"https://doi.org/10.1109/iscas.2005.1464559","mag":"2102893712"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464559","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464559","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080593124","display_name":"H. Movahedian","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"H. Movahedian","raw_affiliation_strings":["Electrical Engineering Department, Sharif University of Technology, Tehran, Iran","Dept. of Electr. Eng., SHARIF Univ. of Technol., Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Dept. of Electr. Eng., SHARIF Univ. of Technol., Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013629641","display_name":"Mehrdad Sharif Bakhtiar","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M.S. Bakhtiar","raw_affiliation_strings":["Dept. of Electr. Eng., SHARIF Univ. of Technol., Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., SHARIF Univ. of Technol., Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080593124"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.291,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.63498447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"36","issue":null,"first_page":"200","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6872851252555847},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.6097182035446167},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6014708280563354},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5383116006851196},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4966490864753723},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4740181565284729},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4689328968524933},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42047780752182007},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36015844345092773},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23653602600097656},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23082292079925537},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20041796565055847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.158270001411438},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13843491673469543}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6872851252555847},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.6097182035446167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6014708280563354},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5383116006851196},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4966490864753723},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4740181565284729},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4689328968524933},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42047780752182007},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36015844345092773},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23653602600097656},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23082292079925537},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20041796565055847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.158270001411438},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13843491673469543},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464559","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464559","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1912904189","https://openalex.org/W1964817818","https://openalex.org/W1965460613","https://openalex.org/W1998437747","https://openalex.org/W2038473032","https://openalex.org/W2165673884","https://openalex.org/W4244826054","https://openalex.org/W6639851036","https://openalex.org/W6641328371"],"related_works":["https://openalex.org/W2965295431","https://openalex.org/W2254931227","https://openalex.org/W4319440797","https://openalex.org/W2225406648","https://openalex.org/W2386785728","https://openalex.org/W1928888444","https://openalex.org/W1526208995","https://openalex.org/W3096619547","https://openalex.org/W2148267608","https://openalex.org/W2126311241"],"abstract_inverted_index":{"In":[0],"this":[1,23,43],"paper,":[2],"a":[3],"new":[4],"method":[5,24],"for":[6,20],"automatic":[7],"cancellation":[8],"of":[9,29,32],"mismatch-induced":[10],"errors":[11],"in":[12,26],"folding":[13,47],"ADC":[14,48],"is":[15,49,54],"introduced.":[16],"Using":[17,42],"\"trimmable":[18],"MOSFET\"":[19],"input":[21],"transistors,":[22],"results":[25],"considerable":[27],"reduction":[28],"the":[30,57],"size":[31],"speed-determining":[33],"transistors":[34],"while":[35],"keeping":[36],"integral":[37],"nonlinearity":[38],"(INL)":[39],"arbitrarily":[40],"low.":[41],"technique,":[44],"an":[45],"8-bit":[46],"re-designed":[50],"and":[51],"its":[52],"performance":[53],"compared":[55],"to":[56],"original":[58],"work.":[59]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}