{"id":"https://openalex.org/W2114136913","doi":"https://doi.org/10.1109/iscas.2005.1464534","title":"Zero Skew Clock Routing with Tree Topology Construction Using Simulated Annealing Method","display_name":"Zero Skew Clock Routing with Tree Topology Construction Using Simulated Annealing Method","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2114136913","doi":"https://doi.org/10.1109/iscas.2005.1464534","mag":"2114136913"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077644151","display_name":"Xinjie Wei","orcid":"https://orcid.org/0000-0003-1437-1569"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinjie Wei","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105361860","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3634,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67389343,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"16","issue":null,"first_page":"101","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6418644189834595},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5423094034194946},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5240473747253418},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5145875215530396},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.49828362464904785},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4731910228729248},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.4724063277244568},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.47053155303001404},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.4500024914741516},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.38763850927352905},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32569772005081177},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28175365924835205},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21868178248405457},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19747254252433777},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1907556653022766},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08344271779060364}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6418644189834595},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5423094034194946},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5240473747253418},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5145875215530396},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.49828362464904785},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4731910228729248},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.4724063277244568},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.47053155303001404},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.4500024914741516},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38763850927352905},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32569772005081177},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28175365924835205},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21868178248405457},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19747254252433777},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1907556653022766},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08344271779060364},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.5,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1522212583","https://openalex.org/W1983206124","https://openalex.org/W1986726876","https://openalex.org/W2023981464","https://openalex.org/W2068670364","https://openalex.org/W2121274710","https://openalex.org/W2128237591","https://openalex.org/W2136768070","https://openalex.org/W2137807823","https://openalex.org/W2140367260","https://openalex.org/W2142850552","https://openalex.org/W3154674285","https://openalex.org/W3209981646"],"related_works":["https://openalex.org/W2076413498","https://openalex.org/W2116259070","https://openalex.org/W2144282137","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2087612346","https://openalex.org/W4247860997","https://openalex.org/W2028052815","https://openalex.org/W2066822161"],"abstract_inverted_index":{"In":[0],"synchronous":[1],"VLSI":[2],"designs,":[3],"clock":[4,19,22,39,49,55,96],"network":[5],"quality":[6],"plays":[7],"a":[8,16,27,43,64,103],"key":[9],"role":[10],"in":[11],"determining":[12],"system":[13],"performance.":[14],"As":[15,84],"part":[17],"of":[18,38,62,71],"routing,":[20],"the":[21,31,35,48,54,72,81,85],"tree":[23,56],"topology":[24,36,104],"generation":[25,105],"is":[26,91],"crucial":[28],"problem":[29,51],"to":[30],"solution.":[32,83],"We":[33],"explore":[34],"characteristics":[37],"trees":[40],"and":[41,109],"give":[42],"simulated":[44,73],"annealing":[45,74],"method":[46,106],"solving":[47],"routing":[50,97],"by":[52],"manipulating":[53],"topology.":[57],"The":[58],"elaborately":[59],"designed":[60],"rules":[61],"generating":[63],"neighbor":[65],"solution":[66],"at":[67],"each":[68],"iteration":[69],"step":[70],"process":[75],"have":[76,102],"an":[77],"important":[78],"impact":[79],"on":[80],"final":[82],"experimental":[86],"results":[87],"illustrated,":[88],"our":[89],"approach":[90],"effective":[92],"for":[93],"zero":[94],"skew":[95],"compared":[98],"with":[99],"algorithms":[100],"which":[101],"using":[107],"top-down":[108],"bottom-up":[110],"heuristics,":[111],"respectively.":[112]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}