{"id":"https://openalex.org/W1891852557","doi":"https://doi.org/10.1109/iscas.2005.1464527","title":"A 32X24-bit Multiplier-Accumulator with Advanced Rectangular Styled Wallace-tree Structure","display_name":"A 32X24-bit Multiplier-Accumulator with Advanced Rectangular Styled Wallace-tree Structure","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W1891852557","doi":"https://doi.org/10.1109/iscas.2005.1464527","mag":"1891852557"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464527","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009434959","display_name":"N. Itoh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"N. Itoh","raw_affiliation_strings":["LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041951103","display_name":"Yasumasa Tsukamoto","orcid":"https://orcid.org/0000-0002-0963-6940"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Y. Tsukamoto","raw_affiliation_strings":["LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023211417","display_name":"T. Shibagaki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"T. Shibagaki","raw_affiliation_strings":["LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"K. Nii","raw_affiliation_strings":["LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102748372","display_name":"H. Takata","orcid":"https://orcid.org/0000-0003-2607-4983"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"H. Takata","raw_affiliation_strings":["LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003278716","display_name":"Hiroshi Makino","orcid":"https://orcid.org/0000-0001-6444-133X"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"H. Makino","raw_affiliation_strings":["LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Technology Unit, Renesas Technology Corporation, Itami, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technol. Corp., LSI Technol. Unit, Hyogo, Japan","institution_ids":["https://openalex.org/I75636454"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7269,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72387461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.807164192199707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5990554690361023},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5743385553359985},{"id":"https://openalex.org/keywords/8-bit","display_name":"8-bit","score":0.49163514375686646},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4556487202644348},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.42866942286491394},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39849787950515747},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34086453914642334},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22246745228767395},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21254265308380127},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15084689855575562}],"concepts":[{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.807164192199707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5990554690361023},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5743385553359985},{"id":"https://openalex.org/C187919765","wikidata":"https://www.wikidata.org/wiki/Q270159","display_name":"8-bit","level":2,"score":0.49163514375686646},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4556487202644348},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.42866942286491394},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39849787950515747},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34086453914642334},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22246745228767395},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21254265308380127},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15084689855575562},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2005.1464527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464527","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1546246178","https://openalex.org/W1983849809","https://openalex.org/W2128615926","https://openalex.org/W2150471767","https://openalex.org/W6682196290"],"related_works":["https://openalex.org/W4281295723","https://openalex.org/W3149091528","https://openalex.org/W2028353274","https://openalex.org/W975020229","https://openalex.org/W4391735092","https://openalex.org/W2121145321","https://openalex.org/W1902169700","https://openalex.org/W2257409576","https://openalex.org/W2502671172","https://openalex.org/W2921226914"],"abstract_inverted_index":{"We":[0],"introduce":[1],"the":[2],"advanced":[3],"rectangular":[4],"styled":[5],"Wallace-tree":[6],"construction":[7],"method.":[8,29],"This":[9],"method":[10],"realizes":[11],"a":[12],"compact":[13],"layout":[14],"and":[15,36],"high-speed":[16],"operation":[17],"of":[18],"multiplier.":[19],"A":[20],"32/spl":[21],"times/24-bit":[22],"multiplier-accumulator":[23],"was":[24],"constructed":[25],"using":[26,43],"this":[27],"new":[28],"540":[30],"um/spl":[31],"times/840":[32],"um":[33,45],"area":[34],"size":[35],"300":[37],"MHz":[38],"clock":[39],"speed":[40],"were":[41],"achieved":[42],"0.15":[44],"CMOS":[46],"logic":[47],"process":[48],"technology":[49],"with":[50],"flash":[51],"memory.":[52]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}