{"id":"https://openalex.org/W2129745413","doi":"https://doi.org/10.1109/iscas.2005.1464520","title":"Concentrator Access Networks for Programmable Logic Cores on SoCs","display_name":"Concentrator Access Networks for Programmable Logic Cores on SoCs","publication_year":2005,"publication_date":"2005-07-27","ids":{"openalex":"https://openalex.org/W2129745413","doi":"https://doi.org/10.1109/iscas.2005.1464520","mag":"2129745413"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2005.1464520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110246862","display_name":"B.R. Quinton","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"B.R. Quinton","raw_affiliation_strings":["Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S.J.E. Wilton","raw_affiliation_strings":["Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.6205,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.83504981,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"9","issue":null,"first_page":"45","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/concentrator","display_name":"Concentrator","score":0.7690886855125427},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.633539080619812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6211624145507812},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.60024094581604},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5414945483207703},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.46649548411369324},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45758429169654846},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.44490790367126465},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4431431293487549},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38123443722724915},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33191949129104614},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.25524505972862244},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.24144941568374634}],"concepts":[{"id":"https://openalex.org/C15469602","wikidata":"https://www.wikidata.org/wiki/Q1783614","display_name":"Concentrator","level":2,"score":0.7690886855125427},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.633539080619812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6211624145507812},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.60024094581604},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5414945483207703},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.46649548411369324},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45758429169654846},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.44490790367126465},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4431431293487549},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38123443722724915},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33191949129104614},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.25524505972862244},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.24144941568374634},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2005.1464520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2005.1464520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.214.7230","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.214.7230","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/~stevew/papers/pdf/iscas2005.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1598492279","https://openalex.org/W2024701939","https://openalex.org/W2048958388","https://openalex.org/W2058640826","https://openalex.org/W2092198261","https://openalex.org/W2120080263","https://openalex.org/W2130436146","https://openalex.org/W2133902254","https://openalex.org/W2134316164","https://openalex.org/W2135947017","https://openalex.org/W2147419146","https://openalex.org/W2154369388","https://openalex.org/W2162546785","https://openalex.org/W2300312103","https://openalex.org/W4256464439"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W1904803855","https://openalex.org/W2376859467","https://openalex.org/W3022525969","https://openalex.org/W4389045693","https://openalex.org/W2519750906","https://openalex.org/W2466591189","https://openalex.org/W133576369"],"abstract_inverted_index":{"The":[0,23],"inclusion":[1],"of":[2,20,26,32,44,71,85,87,103,114],"programmable":[3,24],"logic":[4],"cores":[5,28],"in":[6,98],"modern":[7],"SoC":[8],"motivates":[9],"the":[10,30,82,88,96,99],"need":[11],"for":[12,81,91,128],"an":[13],"access":[14,37],"network":[15,117,127],"to":[16],"make":[17],"full":[18],"use":[19],"this":[21,36],"resource.":[22],"nature":[25],"these":[27,53],"removes":[29],"requirement":[31],"input/output":[33],"ordering":[34],"on":[35,41],"network.":[38],"Theoretical":[39],"work":[40],"a":[42,59,111,115,125],"class":[43],"unordered":[45],"networks":[46,54,73,80,86],"called":[47],"concentrators":[48],"has":[49,119],"shown":[50],"that":[51,118],"as":[52],"become":[55],"large,":[56],"they":[57],"have":[58],"lower":[60,76,120],"cost":[61,77,100,121],"than":[62,78,124],"ordered":[63],"or":[64],"permutation":[65,79,106,126],"networks.":[66,107],"However,":[67],"currently":[68],"known":[69],"constructions":[70],"concentrator":[72,104,116],"are":[74],"not":[75],"entire":[83],"range":[84],"size":[89],"required":[90],"SoC.":[92],"This":[93],"paper":[94],"demonstrates":[95],"differences":[97],"and":[101,105,122],"depth":[102,123],"It":[108],"also":[109],"presents":[110],"new":[112],"construction":[113],"all":[129],"configurations.":[130]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}