{"id":"https://openalex.org/W2117764711","doi":"https://doi.org/10.1109/iscas.2004.1328821","title":"FPGA architectures for real-time 2D/3D FIR/IIR plane wave filters","display_name":"FPGA architectures for real-time 2D/3D FIR/IIR plane wave filters","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2117764711","doi":"https://doi.org/10.1109/iscas.2004.1328821","mag":"2117764711"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064035420","display_name":"Arjuna Madanayake","orcid":"https://orcid.org/0000-0003-3478-6702"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Madanayake","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Calgary Univ., Alta., Canada","Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111429082","display_name":"L.T. Bruton","orcid":null},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"L. Bruton","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Calgary Univ., Alta., Canada","Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039139890","display_name":"C. Comis","orcid":null},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"C. Comis","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Calgary Univ., Alta., Canada","Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Calgary Univ., Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":null,"apc_paid":null,"fwci":2.6721,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.89316832,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"III","last_page":"613"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9787999987602234,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/infinite-impulse-response","display_name":"Infinite impulse response","score":0.8400729298591614},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7673596143722534},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.6648963093757629},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5585520267486572},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.500225305557251},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4985783100128174},{"id":"https://openalex.org/keywords/2d-filters","display_name":"2D Filters","score":0.48209789395332336},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4571835696697235},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4456155300140381},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43577301502227783},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3875873386859894},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.3311127722263336},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24699902534484863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23793718218803406}],"concepts":[{"id":"https://openalex.org/C183816354","wikidata":"https://www.wikidata.org/wiki/Q665617","display_name":"Infinite impulse response","level":4,"score":0.8400729298591614},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7673596143722534},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.6648963093757629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5585520267486572},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.500225305557251},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4985783100128174},{"id":"https://openalex.org/C100106864","wikidata":"https://www.wikidata.org/wiki/Q16001029","display_name":"2D Filters","level":5,"score":0.48209789395332336},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4571835696697235},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4456155300140381},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43577301502227783},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3875873386859894},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.3311127722263336},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24699902534484863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23793718218803406},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2004.1328821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1486610683","https://openalex.org/W1595498052","https://openalex.org/W2099652181","https://openalex.org/W2105101449","https://openalex.org/W2138879089","https://openalex.org/W6680589242"],"related_works":["https://openalex.org/W2142009384","https://openalex.org/W2810377961","https://openalex.org/W1511779429","https://openalex.org/W762710671","https://openalex.org/W4313296775","https://openalex.org/W3208746183","https://openalex.org/W2010296365","https://openalex.org/W2898725502","https://openalex.org/W2154498341","https://openalex.org/W2031892245"],"abstract_inverted_index":{"Real-time":[0],"plane":[1],"wave":[2],"(PW)":[3],"filters":[4,53,114],"find":[5],"many":[6],"applications":[7],"in":[8],"2D/3D":[9,25,47,75],"array":[10],"signal":[11],"processing.":[12],"In":[13],"this":[14],"work,":[15],"FPGA":[16,63,98,113],"architectures":[17],"are":[18,41],"proposed":[19,79,102],"for":[20,43,65,123],"the":[21,44,59,62,101],"real-time":[22,68],"implementation":[23,45],"of":[24,46,61,71,89,120],"FIR":[26,72],"and":[27,33,50,73,100],"IIR":[28,74,83],"PW":[29,76],"filters.":[30,77],"Fully":[31],"parallel":[32,81],"time":[34],"division":[35],"multiplexed":[36],"(TDM)":[37],"FIR/IIR":[38],"filter":[39,84,104],"structures":[40,85,105],"described":[42],"frequency":[48],"planar":[49],"2D":[51,82],"fan":[52],"on":[54],"Xilinx":[55],"FPGAs.":[56],"Simulations":[57],"demonstrate":[58],"usefulness":[60],"technology":[64],"rapidly":[66],"prototyping":[67],"VLSI/CMOS":[69],"implementations":[70],"The":[78],"high-speed":[80],"promise":[86],"temporal":[87,117],"band-widths":[88],"up":[90],"to":[91,109],"150":[92],"MHz":[93,97],"using":[94],"a":[95,116,124],"300":[96],"chip":[99],"TDM":[103],"may":[106],"be":[107],"used":[108],"implement":[110],"3D":[111],"beam":[112],"having":[115],"sample":[118],"rate":[119],"180":[121],"KHz":[122],"40/spl":[125],"times/40":[126],"rectangular":[127],"sensor":[128],"array.":[129]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}