{"id":"https://openalex.org/W1846369472","doi":"https://doi.org/10.1109/iscas.2004.1328797","title":"An efficient VLSI/FPGA architecture for combining an analysis filterbank following a synthesis filterbank","display_name":"An efficient VLSI/FPGA architecture for combining an analysis filterbank following a synthesis filterbank","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1846369472","doi":"https://doi.org/10.1109/iscas.2004.1328797","mag":"1846369472"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002203325","display_name":"R.K. Sande","orcid":null},"institutions":[{"id":"https://openalex.org/I4210139030","display_name":"Samsung (India)","ror":"https://ror.org/04cpx2569","country_code":"IN","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210139030"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R.K. Sande","raw_affiliation_strings":["Samsung India Software Operations, Bangalore, India","Samsung India Software Operations"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung India Software Operations, Bangalore, India","institution_ids":["https://openalex.org/I4210139030"]},{"raw_affiliation_string":"Samsung India Software Operations","institution_ids":["https://openalex.org/I4210139030"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080200258","display_name":"B. Anantharaman","orcid":null},"institutions":[{"id":"https://openalex.org/I2801613365","display_name":"Mitchell Institute","ror":"https://ror.org/03ds72003","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I2801613365"]},{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Anantharaman","raw_affiliation_strings":["Texas A&M University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":["https://openalex.org/I2801613365","https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5735,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66206464,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"III","last_page":"517"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9855999946594238,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/filter-bank","display_name":"Filter bank","score":0.8878659009933472},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7097108364105225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6669737696647644},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6236602663993835},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5714882612228394},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4905916750431061},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4205607771873474},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.40054967999458313},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3381671905517578},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32354748249053955},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32008489966392517},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.28163978457450867},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23023554682731628},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14228561520576477}],"concepts":[{"id":"https://openalex.org/C100515483","wikidata":"https://www.wikidata.org/wiki/Q3268235","display_name":"Filter bank","level":3,"score":0.8878659009933472},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7097108364105225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6669737696647644},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6236602663993835},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5714882612228394},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4905916750431061},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4205607771873474},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.40054967999458313},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3381671905517578},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32354748249053955},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32008489966392517},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.28163978457450867},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23023554682731628},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14228561520576477}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2004.1328797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W175522603","https://openalex.org/W2066947968","https://openalex.org/W2101441465","https://openalex.org/W2126123456","https://openalex.org/W2150782069","https://openalex.org/W2318248059","https://openalex.org/W2986001730","https://openalex.org/W6682243797"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4283025278","https://openalex.org/W4200391368","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2210979487","https://openalex.org/W4254559750","https://openalex.org/W2998315020","https://openalex.org/W2074043759","https://openalex.org/W3016208414"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"an":[3,12,18],"efficient":[4,40],"structure":[5,37],"to":[6],"implement":[7],"a":[8,25,32,74,94],"system":[9],"consisting":[10],"of":[11,27,34,50,64],"M-channel":[13],"synthesis":[14],"filterbank":[15,21],"followed":[16],"by":[17],"L-channel":[19],"analysis":[20],"(where":[22],"M":[23],"is":[24,31,38,69,92],"multiple":[26,33],"L":[28,30],"or":[29,44,54,78,85],"M).":[35],"The":[36,66],"very":[39],"in":[41,48,71,97],"VLSI,":[42],"FPGA":[43],"parallel":[45],"processor":[46],"implementation":[47],"terms":[49],"requiring":[51],"less":[52],"area":[53],"logic":[55],"blocks,":[56],"lower":[57],"power":[58],"consumption":[59],"and":[60,87],"extending":[61],"the":[62,88],"degree":[63],"parallelism.":[65],"proposed":[67],"method":[68],"applicable":[70],"situations":[72],"where":[73],"subband":[75,82],"based":[76,83],"processing":[77,84],"encoding":[79],"follows":[80],"another":[81],"decoding":[86],"intermediate":[89],"synthesized":[90],"signal":[91,96],"not":[93],"desired":[95],"itself.":[98]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}