{"id":"https://openalex.org/W2150341379","doi":"https://doi.org/10.1109/iscas.2004.1328790","title":"Hardware reduction by combining pipelined A/D conversion and FIR filtering for channel equalization","display_name":"Hardware reduction by combining pipelined A/D conversion and FIR filtering for channel equalization","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2150341379","doi":"https://doi.org/10.1109/iscas.2004.1328790","mag":"2150341379"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102966241","display_name":"Shayan Shahramian","orcid":"https://orcid.org/0000-0002-4483-0343"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Shahramian","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada","Department of Electrical & Computer Engineering, University of Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010704016","display_name":"Anthony Chan Carusone","orcid":"https://orcid.org/0000-0002-0977-7516"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"T.C. Carusone","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada","Department of Electrical & Computer Engineering, University of Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.2983,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64529235,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"III","last_page":"489"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.7346831560134888},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7233537435531616},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6393082141876221},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.6070411205291748},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5725962519645691},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4930374324321747},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4921404719352722},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.4425906240940094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42714792490005493},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41196173429489136},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4058437645435333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2586996555328369},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13595011830329895},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.13554304838180542},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11457240581512451},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09893685579299927},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09176084399223328},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06446391344070435}],"concepts":[{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.7346831560134888},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7233537435531616},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6393082141876221},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.6070411205291748},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5725962519645691},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4930374324321747},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4921404719352722},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.4425906240940094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42714792490005493},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41196173429489136},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4058437645435333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2586996555328369},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13595011830329895},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.13554304838180542},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11457240581512451},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09893685579299927},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09176084399223328},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06446391344070435},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2004.1328790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1490362680","https://openalex.org/W1505760695","https://openalex.org/W1891757997","https://openalex.org/W2083898543","https://openalex.org/W2097559264","https://openalex.org/W2103984119","https://openalex.org/W2122221202","https://openalex.org/W2130990308","https://openalex.org/W2132672192","https://openalex.org/W2177881412","https://openalex.org/W4237061065","https://openalex.org/W6671670432","https://openalex.org/W6678241505","https://openalex.org/W6679894961"],"related_works":["https://openalex.org/W631083485","https://openalex.org/W4313452936","https://openalex.org/W2097026685","https://openalex.org/W2480068220","https://openalex.org/W2070883797","https://openalex.org/W4386859288","https://openalex.org/W2102542442","https://openalex.org/W1986220761","https://openalex.org/W2042495646","https://openalex.org/W1528344713"],"abstract_inverted_index":{"Traditional":[0],"methods":[1],"for":[2,42,65],"channel":[3,69],"equalization":[4,30],"often":[5],"involve":[6],"cascading,":[7],"a":[8,13,22,66],"pipelined":[9,20,33],"A/D":[10,34],"converter":[11],"and":[12,89],"FIR":[14,44],"filter.":[15,45],"Given":[16],"the":[17,32,37,43,57,92],"nature":[18],"of":[19,39,59,62],"converters,":[21],"new":[23],"method":[24],"is":[25,50],"proposed":[26],"that":[27],"performs":[28],"partial":[29],"within":[31],"thus":[35],"reducing":[36],"number":[38],"taps":[40],"required":[41],"Simulations":[46],"have":[47,95],"shown":[48],"it":[49],"possible":[51],"to":[52],"save":[53],"54":[54],"flip-flops":[55],"at":[56],"cost":[58],"-32":[60],"dB":[61],"NSR":[63],"error":[64,78],"typical":[67],"Ethernet":[68],"equalizer.":[70],"Further":[71],"hardware":[72,93],"can":[73,79],"be":[74,80],"saved":[75],"if":[76],"more":[77],"tolerated":[81],"in":[82],"an":[83],"application.":[84],"The":[85],"system":[86],"level":[87],"design":[88],"equations":[90],"describing":[91],"requirements":[94],"been":[96],"provided.":[97]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}