{"id":"https://openalex.org/W1557163155","doi":"https://doi.org/10.1109/iscas.2004.1328788","title":"A new contention resolution algorithm for the design of minimal logic depth multiplierless filters","display_name":"A new contention resolution algorithm for the design of minimal logic depth multiplierless filters","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1557163155","doi":"https://doi.org/10.1109/iscas.2004.1328788","mag":"1557163155"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029626585","display_name":"Fei Xu","orcid":"https://orcid.org/0000-0003-1590-5323"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Fei Xu","raw_affiliation_strings":["Sch. of EEE, Nanyang Technol. Univ., Singapore, Singapore","Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore"],"affiliations":[{"raw_affiliation_string":"Sch. of EEE, Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029335324","display_name":"Chip-Hong Chang","orcid":"https://orcid.org/0000-0002-8897-6176"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chip-Hong Chang","raw_affiliation_strings":["Sch. of EEE, Nanyang Technol. Univ., Singapore, Singapore","Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore"],"affiliations":[{"raw_affiliation_string":"Sch. of EEE, Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018516888","display_name":"Ching Chuen Jong","orcid":"https://orcid.org/0000-0003-1178-9062"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ching-Chuen Jong","raw_affiliation_strings":["Sch. of EEE, Nanyang Technol. Univ., Singapore, Singapore","Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore"],"affiliations":[{"raw_affiliation_string":"Sch. of EEE, Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029626585"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.4313,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81069089,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"III","last_page":"481"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.664267897605896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6544460654258728},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5945641398429871},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5215487480163574},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5159328579902649},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.48629555106163025},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.43376410007476807},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41938716173171997},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37594762444496155},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19144973158836365},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.0713990330696106}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.664267897605896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6544460654258728},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5945641398429871},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5215487480163574},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5159328579902649},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.48629555106163025},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.43376410007476807},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41938716173171997},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37594762444496155},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19144973158836365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.0713990330696106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2004.1328788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2096479326","https://openalex.org/W2103244632","https://openalex.org/W2119529071","https://openalex.org/W2120173944","https://openalex.org/W2135013217","https://openalex.org/W2149498240","https://openalex.org/W2154656381","https://openalex.org/W2165837912","https://openalex.org/W2169484940","https://openalex.org/W2169792033","https://openalex.org/W6685117948"],"related_works":["https://openalex.org/W1989216432","https://openalex.org/W2386022279","https://openalex.org/W2101877870","https://openalex.org/W2108229542","https://openalex.org/W3148292035","https://openalex.org/W3129977055","https://openalex.org/W2113700423","https://openalex.org/W2370649629","https://openalex.org/W2128770757","https://openalex.org/W2362510906"],"abstract_inverted_index":{"The":[0,63,79,87],"decomposition":[1],"of":[2,5,11,55,59,81],"the":[3,51,56,71],"multiplication":[4],"a":[6,9,14,20,34],"variable":[7],"by":[8],"set":[10],"constants":[12],"into":[13],"multiplierless":[15],"shift-and-add":[16],"block":[17,58],"has":[18,47,109],"been":[19,48],"core":[21],"operation":[22],"and":[23,85,99],"often":[24],"performance":[25],"bottleneck":[26],"in":[27,96,102],"many":[28,93],"DSP":[29],"applications.":[30],"In":[31],"this":[32],"paper,":[33],"new":[35],"contention":[36],"resolution":[37],"algorithm":[38],"(CRA),":[39],"based":[40],"on":[41],"an":[42],"ingenious":[43],"graph":[44],"synthesis":[45],"approach":[46],"developed":[49],"for":[50],"common":[52,68],"subexpression":[53],"elimination":[54],"multiplier":[57],"digital":[60],"filter":[61],"structure.":[62],"algorithm,":[64],"CRA":[65,82,91,108],"manages":[66],"two-bit":[67],"subexpressions":[69],"with":[70],"primary":[72],"goal":[73],"to":[74],"achieve":[75],"minimal":[76],"logic":[77,97,106,111],"depth.":[78],"performances":[80],"are":[83],"analyzed":[84],"evaluated.":[86],"results":[88],"demonstrated":[89],"that":[90],"outperforms":[92],"distinguished":[94],"algorithms":[95,101],"depth":[98],"where":[100],"comparison":[103],"have":[104],"compatible":[105],"depth,":[107],"lower":[110],"complexity.":[112]},"counts_by_year":[],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}