{"id":"https://openalex.org/W1569991406","doi":"https://doi.org/10.1109/iscas.2004.1328757","title":"High-speed area-efficient recursive DFT/IDFT architectures","display_name":"High-speed area-efficient recursive DFT/IDFT architectures","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1569991406","doi":"https://doi.org/10.1109/iscas.2004.1328757","mag":"1569991406"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052912495","display_name":"Lan-Da Van","orcid":"https://orcid.org/0000-0001-5673-1193"},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Institutes of Applied Research","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"government","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Lan-Da Van","raw_affiliation_strings":["Chip Implementation Center, National Appl. Res. Labs., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chip Implementation Center, National Appl. Res. Labs., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039735116","display_name":"Chih-Chyau Yang","orcid":"https://orcid.org/0000-0001-6508-8160"},"institutions":[{"id":"https://openalex.org/I4210166867","display_name":"National Institutes of Applied Research","ror":"https://ror.org/05wcstg80","country_code":"TW","type":"government","lineage":["https://openalex.org/I4210128167","https://openalex.org/I4210166867"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Chyau Yang","raw_affiliation_strings":["Chip Implementation Center, National Appl. Res. Labs., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chip Implementation Center, National Appl. Res. Labs., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210166867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5735,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.65557996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"III","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6497296690940857},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6022834181785583},{"id":"https://openalex.org/keywords/discrete-fourier-transform","display_name":"Discrete Fourier transform (general)","score":0.5257431268692017},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.49503034353256226},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.48004376888275146},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4576202630996704},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42961210012435913},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40163692831993103},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22325915098190308},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21222740411758423},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.1811157763004303}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6497296690940857},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6022834181785583},{"id":"https://openalex.org/C57733114","wikidata":"https://www.wikidata.org/wiki/Q1006032","display_name":"Discrete Fourier transform (general)","level":5,"score":0.5257431268692017},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.49503034353256226},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.48004376888275146},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4576202630996704},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42961210012435913},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40163692831993103},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22325915098190308},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21222740411758423},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.1811157763004303},{"id":"https://openalex.org/C76563020","wikidata":"https://www.wikidata.org/wiki/Q4817582","display_name":"Fractional Fourier transform","level":4,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2004.1328757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.498.5861","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.498.5861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://people.cs.nctu.edu.tw/~ldvan/paper_list/High-speed area-efficient recursive DFT IDFT architectures.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1572977884","https://openalex.org/W1766888123","https://openalex.org/W1914525569","https://openalex.org/W2022568231","https://openalex.org/W2095603848","https://openalex.org/W2107884077","https://openalex.org/W2116366743","https://openalex.org/W2120589240","https://openalex.org/W2124057233","https://openalex.org/W2134128809","https://openalex.org/W2142312064","https://openalex.org/W2145091574","https://openalex.org/W2159205792","https://openalex.org/W2317325569","https://openalex.org/W6677509095"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W2128178765","https://openalex.org/W1972641423","https://openalex.org/W611446063","https://openalex.org/W4283025278","https://openalex.org/W1600695362","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2108787918","https://openalex.org/W4254559750"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,68],"propose":[4],"several":[5],"high-speed":[6,90],"area-efficient":[7,71,91],"recursive":[8,49,75,92],"discrete":[9],"Fourier":[10],"transform":[11],"(DFT)/inverse":[12],"DFT":[13,50],"(IDFT)":[14],"designs":[15],"adopting":[16],"the":[17,45,57,64,70,81,88],"module-sharing":[18],"and":[19,36,47,73,85],"register-splitting":[20],"schemes.":[21],"The":[22],"proposed":[23],"core":[24,66],"architecture":[25],"achieves":[26],"one":[27],"multiplier":[28],"reduction":[29],"as":[30,32,54],"well":[31],"less":[33],"critical":[34],"period":[35],"a":[37],"saving":[38],"of":[39,59,83],"nearly":[40],"half":[41],"multiplications":[42],"compared":[43],"with":[44],"second-order":[46],"first-order":[48],"structures,":[51],"respectively.":[52],"So":[53],"to":[55,80,97],"reduce":[56],"number":[58],"computation":[60],"cycles,":[61],"based":[62],"on":[63],"new":[65],"design,":[67],"develop":[69],"parallel":[72],"folded":[74],"DFT/IDFT":[76,93],"architectures.":[77],"Moreover,":[78],"due":[79],"advantages":[82],"regular":[84],"modular":[86],"structure,":[87],"resulting":[89],"architectures":[94],"are":[95],"amenable":[96],"application-specific":[98],"integrated":[99],"circuit":[100],"(ASIC)":[101],"design.":[102]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}