{"id":"https://openalex.org/W1480451351","doi":"https://doi.org/10.1109/iscas.2004.1328675","title":"A simplicial CNN architecture for on-chip image processing","display_name":"A simplicial CNN architecture for on-chip image processing","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1480451351","doi":"https://doi.org/10.1109/iscas.2004.1328675","mag":"1480451351"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052151809","display_name":"Pablo S. Mandolesi","orcid":"https://orcid.org/0000-0002-8273-167X"},"institutions":[{"id":"https://openalex.org/I56858762","display_name":"Universidad Nacional del Sur","ror":"https://ror.org/028crwz56","country_code":"AR","type":"education","lineage":["https://openalex.org/I56858762"]}],"countries":["AR"],"is_corresponding":true,"raw_author_name":"P.S. Mandolesi","raw_affiliation_strings":["Dep. de Ing. Electrica y Computadoras, Univesidad Nat. del Sur, Bahia Blanca, Argentina","Department de Ing. El\u00e9ctrica y Computadoras, Universidad Nacional del Sur, Bahia Blanca, Argentina"],"affiliations":[{"raw_affiliation_string":"Dep. de Ing. Electrica y Computadoras, Univesidad Nat. del Sur, Bahia Blanca, Argentina","institution_ids":["https://openalex.org/I56858762"]},{"raw_affiliation_string":"Department de Ing. El\u00e9ctrica y Computadoras, Universidad Nacional del Sur, Bahia Blanca, Argentina","institution_ids":["https://openalex.org/I56858762"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051822496","display_name":"P. Juli\u00e1n","orcid":"https://orcid.org/0000-0002-6308-4497"},"institutions":[{"id":"https://openalex.org/I56858762","display_name":"Universidad Nacional del Sur","ror":"https://ror.org/028crwz56","country_code":"AR","type":"education","lineage":["https://openalex.org/I56858762"]}],"countries":["AR"],"is_corresponding":false,"raw_author_name":"P. Julian","raw_affiliation_strings":["Dep. de Ing. Electrica y Computadoras, Univesidad Nat. del Sur, Bahia Blanca, Argentina","Department de Ing. El\u00e9ctrica y Computadoras, Universidad Nacional del Sur, Bahia Blanca, Argentina"],"affiliations":[{"raw_affiliation_string":"Dep. de Ing. Electrica y Computadoras, Univesidad Nat. del Sur, Bahia Blanca, Argentina","institution_ids":["https://openalex.org/I56858762"]},{"raw_affiliation_string":"Department de Ing. El\u00e9ctrica y Computadoras, Universidad Nacional del Sur, Bahia Blanca, Argentina","institution_ids":["https://openalex.org/I56858762"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057789499","display_name":"Andreas G. Andreou","orcid":"https://orcid.org/0000-0003-3826-600X"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.G. Andreou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Johns Hopkins University, MD, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Johns Hopkins University, MD, USA","institution_ids":["https://openalex.org/I145311948"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052151809"],"corresponding_institution_ids":["https://openalex.org/I56858762"],"apc_list":null,"apc_paid":null,"fwci":0.337,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59642187,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"III","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12389","display_name":"Infrared Target Detection Methodologies","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7776722311973572},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.6752436757087708},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6239807605743408},{"id":"https://openalex.org/keywords/digital-image-processing","display_name":"Digital image processing","score":0.5965768098831177},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5211803317070007},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.45571210980415344},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4520251750946045},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.438018798828125},{"id":"https://openalex.org/keywords/cellular-neural-network","display_name":"Cellular neural network","score":0.42471253871917725},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.39817309379577637},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.39375966787338257},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3398318886756897},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32624000310897827},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11971503496170044},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1048312783241272}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7776722311973572},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.6752436757087708},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6239807605743408},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.5965768098831177},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5211803317070007},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.45571210980415344},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4520251750946045},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.438018798828125},{"id":"https://openalex.org/C812465","wikidata":"https://www.wikidata.org/wiki/Q5058375","display_name":"Cellular neural network","level":3,"score":0.42471253871917725},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.39817309379577637},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.39375966787338257},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3398318886756897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32624000310897827},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11971503496170044},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1048312783241272},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2004.1328675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1557207524","https://openalex.org/W1976297567","https://openalex.org/W1977341106","https://openalex.org/W2049905908","https://openalex.org/W2102310801","https://openalex.org/W2118460722","https://openalex.org/W2149745785","https://openalex.org/W2158076333","https://openalex.org/W2160121923","https://openalex.org/W2164046457","https://openalex.org/W2402334639"],"related_works":["https://openalex.org/W2081985452","https://openalex.org/W4386504616","https://openalex.org/W2561491196","https://openalex.org/W2356073772","https://openalex.org/W2141362988","https://openalex.org/W2328164002","https://openalex.org/W2392386260","https://openalex.org/W1815256369","https://openalex.org/W1749911436","https://openalex.org/W2067185583"],"abstract_inverted_index":{"Imagers":[0],"with":[1,45,79],"on-chip":[2],"processing":[3,13,53],"capabilities":[4,54],"are":[5],"required":[6],"for":[7],"high-speed":[8],"and":[9,50],"high":[10],"resolution":[11],"image":[12,21],"systems.":[14],"In":[15],"this":[16],"paper,":[17],"we":[18],"present":[19],"an":[20],"processor":[22],"based":[23],"on":[24],"a":[25,31,46],"simplicial":[26],"CNN":[27],"(S-CNN)":[28],"cell.":[29],"As":[30],"result":[32],"of":[33,55,72],"using":[34],"the":[35,38,41,51,70,73],"S-CNN":[36,74],"as":[37],"core":[39],"processor,":[40],"architecture":[42,59],"is":[43,60,64],"endowed":[44],"solid":[47],"theoretical":[48],"framework":[49],"parallel":[52],"CNNs.":[56],"The":[57],"proposed":[58],"fully":[61],"digital,":[62],"which":[63],"fundamental":[65],"because":[66],"it":[67],"implies":[68],"that":[69],"density":[71],"imager":[75],"will":[76],"scale":[77],"directly":[78],"technology.":[80]},"counts_by_year":[],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}