{"id":"https://openalex.org/W1516517987","doi":"https://doi.org/10.1109/iscas.2004.1328352","title":"On-chip calibration technique for delay line based BIST jitter measurement","display_name":"On-chip calibration technique for delay line based BIST jitter measurement","publication_year":2004,"publication_date":"2004-09-07","ids":{"openalex":"https://openalex.org/W1516517987","doi":"https://doi.org/10.1109/iscas.2004.1328352","mag":"1516517987"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328352","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080636671","display_name":"B.A. Nelson","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B. Nelson","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112265787","display_name":"M. Soma","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Soma","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080636671"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":0.9875,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74914511,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"I","last_page":"944"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8711588382720947},{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.6600683927536011},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.6597460508346558},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6245574355125427},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5724875330924988},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4849279224872589},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4741838872432709},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4246407747268677},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42324385046958923},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41028156876564026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23244795203208923},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21197164058685303},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19722843170166016},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.14130383729934692}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8711588382720947},{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.6600683927536011},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.6597460508346558},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6245574355125427},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5724875330924988},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4849279224872589},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4741838872432709},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4246407747268677},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42324385046958923},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41028156876564026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23244795203208923},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21197164058685303},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19722843170166016},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.14130383729934692},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2004.1328352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328352","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1920667267","https://openalex.org/W1953449789","https://openalex.org/W2062952706","https://openalex.org/W2101095113","https://openalex.org/W2121955149","https://openalex.org/W2140609219","https://openalex.org/W2164982196","https://openalex.org/W2798315499","https://openalex.org/W3203011645","https://openalex.org/W6640329008","https://openalex.org/W6640683131","https://openalex.org/W6750403012"],"related_works":["https://openalex.org/W2054844037","https://openalex.org/W2069827955","https://openalex.org/W2121182846","https://openalex.org/W3158414702","https://openalex.org/W3083903997","https://openalex.org/W3007479161","https://openalex.org/W2120912680","https://openalex.org/W2336125833","https://openalex.org/W2107482880","https://openalex.org/W2119823365"],"abstract_inverted_index":{"On-chip":[0],"calibration":[1,57,77,105],"technique":[2,19,58],"for":[3],"delay":[4,31,63],"line":[5,64],"based":[6],"time-to-digital":[7],"converters":[8],"(TDC)":[9],"used":[10],"in":[11,39,110],"jitter":[12,70],"measurement":[13,44],"built-in":[14],"self-test":[15],"(BIST).":[16],"The":[17,76],"proposed":[18],"utilizes":[20],"pulse":[21],"width":[22],"modulation":[23],"(PWM)":[24],"to":[25,29,112],"generate":[26],"accurate":[27],"voltages":[28],"control":[30],"elements":[32],"within":[33],"the":[34,56,113],"TDC.":[35],"Calibration":[36,94],"is":[37,96,108],"performed":[38],"three":[40],"stages;":[41],"accuracy":[42],"fine-tuning,":[43],"dynamic":[45],"range":[46],"adjustment,":[47],"and":[48,84,100],"characteristic":[49],"curve":[50],"generation.":[51],"Preliminary":[52],"simulation":[53],"results":[54],"using":[55],"on":[59],"a":[60,68,86,102],"modified":[61],"Vernier":[62],"(VDL)":[65],"BIST":[66],"provided":[67],"cycle-to-cycle":[69],"resolution":[71],"of":[72,80,90],"/spl":[73],"sim/5":[74],"ps.":[75],"design":[78],"consists":[79],"digital":[81],"CMOS":[82],"components":[83],"has":[85],"potential":[87],"die":[88],"area":[89],"0.03/spl":[91],"mu/m/sup":[92],"2/.":[93],"time":[95],"less":[97],"than":[98],"1.1ms":[99],"only":[101],"single":[103],"external":[104],"input":[106],"pin":[107],"required":[109],"addition":[111],"existing":[114],"BIST.":[115]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}