{"id":"https://openalex.org/W1919603064","doi":"https://doi.org/10.1109/iscas.2004.1328341","title":"Margin normalization and propagation in analog VLSI","display_name":"Margin normalization and propagation in analog VLSI","publication_year":2004,"publication_date":"2004-09-07","ids":{"openalex":"https://openalex.org/W1919603064","doi":"https://doi.org/10.1109/iscas.2004.1328341","mag":"1919603064"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328341","is_oa":false,"landing_page_url":"http://doi.org/10.1109/iscas.2004.1328341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034498144","display_name":"Shantanu Chakrabartty","orcid":"https://orcid.org/0000-0002-1688-6286"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Chakrabartty","raw_affiliation_strings":["[Dept. of Electr. & Comput. Eng., John Hopkins Univ., Baltimore, MD, USA]"],"affiliations":[{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., John Hopkins Univ., Baltimore, MD, USA]","institution_ids":["https://openalex.org/I145311948"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059013717","display_name":"Gert Cauwenberghs","orcid":"https://orcid.org/0000-0002-3166-5529"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Cauwenberghs","raw_affiliation_strings":["[Dept. of Electr. & Comput. Eng., John Hopkins Univ., Baltimore, MD, USA]"],"affiliations":[{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., John Hopkins Univ., Baltimore, MD, USA]","institution_ids":["https://openalex.org/I145311948"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034498144"],"corresponding_institution_ids":["https://openalex.org/I145311948"],"apc_list":null,"apc_paid":null,"fwci":0.5609,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65613202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"I","last_page":"901"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.880873441696167},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.8127410411834717},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.684112548828125},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6731652021408081},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6340492963790894},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.620853066444397},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.6065391898155212},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5595377683639526},{"id":"https://openalex.org/keywords/normalization","display_name":"Normalization (sociology)","score":0.5469877123832703},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4687044322490692},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.46048837900161743},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.212074875831604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20558014512062073},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09036776423454285}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.880873441696167},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.8127410411834717},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.684112548828125},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6731652021408081},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6340492963790894},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.620853066444397},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.6065391898155212},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5595377683639526},{"id":"https://openalex.org/C136886441","wikidata":"https://www.wikidata.org/wiki/Q926129","display_name":"Normalization (sociology)","level":2,"score":0.5469877123832703},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4687044322490692},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.46048837900161743},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.212074875831604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20558014512062073},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09036776423454285},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C19165224","wikidata":"https://www.wikidata.org/wiki/Q23404","display_name":"Anthropology","level":1,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2004.1328341","is_oa":false,"landing_page_url":"http://doi.org/10.1109/iscas.2004.1328341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W181127821","https://openalex.org/W811578723","https://openalex.org/W1510364361","https://openalex.org/W1600395745","https://openalex.org/W1908863031","https://openalex.org/W2099111195","https://openalex.org/W2115434953","https://openalex.org/W2133087578","https://openalex.org/W2156909104","https://openalex.org/W6607364932"],"related_works":["https://openalex.org/W2591697403","https://openalex.org/W2953716828","https://openalex.org/W2904857019","https://openalex.org/W2944728705","https://openalex.org/W3011538607","https://openalex.org/W2904022177","https://openalex.org/W4321441197","https://openalex.org/W2154145758","https://openalex.org/W2110839220","https://openalex.org/W1941788997"],"abstract_inverted_index":{"We":[0,47],"propose":[1],"a":[2,38,67],"margin":[3,55,79],"propagation":[4,14,56],"algorithm":[5],"as":[6,95],"an":[7,49],"alternate":[8],"decoding":[9,17,81],"method":[10],"to":[11,84,97],"usual":[12,98],"probability":[13,99],"algorithm.":[15],"The":[16],"based":[18,80],"on":[19,23],"margins":[20],"depends":[21],"only":[22],"basic":[24],"additions":[25],"and":[26,28,61,87,90],"subtractions":[27],"thus":[29],"can":[30,91],"be":[31],"easily":[32],"implemented":[33],"in":[34,37,70],"analog":[35,50],"VLSI":[36,51],"manner":[39],"that":[40,78],"is":[41,82],"independent":[42],"of":[43,53],"the":[44,54],"device":[45],"characteristics.":[46],"present":[48],"implementation":[52],"network":[57],"using":[58],"CMOS":[59,73],"transistors":[60],"provide":[62,92],"experimental":[63],"results":[64,76],"obtained":[65],"from":[66],"system":[68],"fabricated":[69],"0.5/spl":[71],"mu/":[72],"process.":[74],"Preliminary":[75],"indicate":[77],"robust":[83],"input":[85],"noise":[86],"parameter":[88],"mismatches":[89],"superior":[93],"performance":[94],"compared":[96],"propagation.":[100]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}