{"id":"https://openalex.org/W1663093963","doi":"https://doi.org/10.1109/iscas.2004.1328312","title":"A wide-range and fast-locking clock synthesizer IP based on delay-locked loop","display_name":"A wide-range and fast-locking clock synthesizer IP based on delay-locked loop","publication_year":2004,"publication_date":"2004-09-07","ids":{"openalex":"https://openalex.org/W1663093963","doi":"https://doi.org/10.1109/iscas.2004.1328312","mag":"1663093963"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002491602","display_name":"Chorng-Sii Hwang","orcid":"https://orcid.org/0000-0002-6322-9000"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chorng-Sii Hwang","raw_affiliation_strings":["Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063954850","display_name":"Poki Chen","orcid":"https://orcid.org/0000-0003-0749-4181"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Poki Chen","raw_affiliation_strings":["Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071105661","display_name":"Hen\u2010Wai Tsao","orcid":"https://orcid.org/0000-0002-3414-0277"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hen-Wai Tsao","raw_affiliation_strings":["Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002491602"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.06687161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"I","last_page":"785"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.7028597593307495},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6693879961967468},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5761241912841797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5601880550384521},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5404537320137024},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5062479376792908},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4659690856933594},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.43018895387649536},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4219818711280823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24570897221565247},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19683417677879333},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1458757221698761}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.7028597593307495},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6693879961967468},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5761241912841797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5601880550384521},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5404537320137024},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5062479376792908},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4659690856933594},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.43018895387649536},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4219818711280823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24570897221565247},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19683417677879333},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1458757221698761},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2004.1328312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1530934887","https://openalex.org/W1580654973","https://openalex.org/W2114953806","https://openalex.org/W2118641947","https://openalex.org/W2119816915","https://openalex.org/W2143232235","https://openalex.org/W2145648782","https://openalex.org/W2171831383","https://openalex.org/W2216283733","https://openalex.org/W2587442922","https://openalex.org/W4247200262","https://openalex.org/W6634865859"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2376421545","https://openalex.org/W2374761771","https://openalex.org/W2354027044","https://openalex.org/W2359366503","https://openalex.org/W2351326249"],"abstract_inverted_index":{"A":[0,23],"wide-range":[1],"and":[2,32],"fast-locking":[3,30],"clock":[4,21,41,60,74],"synthesizer":[5,61],"IP":[6],"based":[7,96],"on":[8],"delay-locked":[9],"loop":[10],"is":[11,18,26,112,127],"proposed.":[12],"The":[13,58,110,121],"ROSC-type":[14],"cyclic":[15],"delay":[16],"line":[17],"employed":[19],"for":[20,124],"generation.":[22],"frequency":[24,34,68,82],"detector":[25],"designed":[27],"to":[28,50,70,88],"provide":[29],"capability":[31],"the":[33,38,52,64,71,80,91,117,125],"switching":[35],"behavior":[36],"like":[37],"traditional":[39],"PLL-based":[40],"synthesizer.":[42],"This":[43],"design":[44,126],"also":[45],"includes":[46],"initial":[47],"start-up":[48],"circuitry":[49],"activate":[51],"whole":[53],"system":[54],"from":[55,86],"unlimited":[56],"delay.":[57],"proposed":[59],"can":[62,84],"solve":[63],"problem":[65],"of":[66],"changing":[67],"comparing":[69],"conventional":[72],"DLL-based":[73],"synthesizers.":[75],"Simulation":[76],"results":[77,94],"show":[78],"that":[79],"output":[81,119],"range":[83],"operate":[85],"10":[87],"500":[89],"MHz.":[90],"HSPICE":[92],"simulation":[93],"are":[95],"upon":[97],"TSMC":[98],"0.35/spl":[99],"mu/m":[100],"2P4M":[101],"CMOS":[102],"process":[103],"with":[104],"a":[105],"3.3V":[106],"power":[107,111],"supply":[108],"voltage.":[109],"less":[113],"than":[114],"30mW":[115],"at":[116],"highest":[118],"frequency.":[120],"core":[122],"area":[123],"0.095mm/sup":[128],"2/.":[129]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}