{"id":"https://openalex.org/W2137580552","doi":"https://doi.org/10.1109/iscas.2004.1328310","title":"A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phased-locked loop","display_name":"A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phased-locked loop","publication_year":2004,"publication_date":"2004-09-07","ids":{"openalex":"https://openalex.org/W2137580552","doi":"https://doi.org/10.1109/iscas.2004.1328310","mag":"2137580552"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101981427","display_name":"Kuo\u2010Hsing Cheng","orcid":"https://orcid.org/0000-0002-0997-5264"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["Department of electrical engineering, National Central University, Taiwan","Dept. of Electr. Eng., Nat. Central Univ., Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of electrical engineering, National Central University, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Central Univ., Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101969174","display_name":"Wei-Bin Yang","orcid":"https://orcid.org/0000-0003-4185-0776"},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Wei-Bin Yang","raw_affiliation_strings":["Industrial Technology Research Institute, SoC Technology Center, Taiwan","[Industrial Technology Research Institute, SoC Technology Center, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, SoC Technology Center, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"[Industrial Technology Research Institute, SoC Technology Center, Taiwan]","institution_ids":["https://openalex.org/I142066694"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003882400","display_name":"Shu-Chang Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Chang Kuo","raw_affiliation_strings":["Department of electrical engineering, Tamkang University, Taiwan","Department of Electrical Engineering, Tamkang University, TAIWAN#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of electrical engineering, Tamkang University, Taiwan","institution_ids":["https://openalex.org/I107470533"]},{"raw_affiliation_string":"Department of Electrical Engineering, Tamkang University, TAIWAN#TAB#","institution_ids":["https://openalex.org/I107470533"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101981427"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.6731,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7367324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"I","last_page":"777"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8992342948913574},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.7520225048065186},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.7263489961624146},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.663045346736908},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.6503792405128479},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5780509114265442},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5684815645217896},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5503872036933899},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.5493091344833374},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5276034474372864},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4894810914993286},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.44034022092819214},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4371489882469177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4019278287887573},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3942100703716278},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25886303186416626},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18787583708763123},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1214352548122406},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.10173547267913818},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0699242651462555}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8992342948913574},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.7520225048065186},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.7263489961624146},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.663045346736908},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.6503792405128479},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5780509114265442},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5684815645217896},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5503872036933899},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.5493091344833374},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5276034474372864},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4894810914993286},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.44034022092819214},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4371489882469177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4019278287887573},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3942100703716278},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25886303186416626},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18787583708763123},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1214352548122406},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.10173547267913818},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0699242651462555},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2004.1328310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"},{"id":"pmh:oai:tkuir.lib.tku.edu.tw:987654321/70233","is_oa":false,"landing_page_url":"https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/70233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2108434149","https://openalex.org/W2109770444","https://openalex.org/W2114953806","https://openalex.org/W2118721819","https://openalex.org/W6676232220"],"related_works":["https://openalex.org/W4381745543","https://openalex.org/W2054263477","https://openalex.org/W4385624389","https://openalex.org/W2406632178","https://openalex.org/W3177439118","https://openalex.org/W2542557362","https://openalex.org/W1990401855","https://openalex.org/W2109780502","https://openalex.org/W2124954209","https://openalex.org/W2103628070"],"abstract_inverted_index":{"A":[0,35],"dual-slope":[1],"frequency":[2],"detector":[3],"and":[4,17,31,43,101],"charge":[5],"pump":[6],"architecture":[7],"to":[8,49,92],"achieve":[9],"fast":[10,41,112],"locking":[11,113],"of":[12,81],"phased-locked":[13],"loops":[14],"is":[15,22,38,47,57],"proposed":[16,20,54,83],"analyzed.":[18],"The":[19,53,103],"topology":[21],"based":[23,59],"on":[24,60],"two":[25],"tuning":[26],"loops:":[27],"a":[28,32,44,70],"fine-tuning":[29,45],"loop":[30,37,46],"coarse-tuning":[33],"loop.":[34],"course-tuning":[36],"used":[39,48],"for":[40],"convergence,":[42],"complete":[50],"fine":[51],"adjustments.":[52],"PLL":[55,84,110],"circuit":[56],"designed":[58],"the":[61,78,82,93,108],"TSMC":[62],"0.35":[63],"/spl":[64],"mu/m":[65],"1P4M":[66],"CMOS":[67],"process":[68],"with":[69],"3.3V":[71],"supply":[72],"voltage.":[73],"HSPICE":[74],"simulation":[75],"shows":[76],"that":[77,107],"lock":[79],"time":[80],"can":[85],"be":[86],"reduced":[87],"over":[88],"82%":[89],"in":[90],"comparison":[91],"conventional":[94],"PLL.":[95],"An":[96],"experimental":[97],"chip":[98],"was":[99],"implemented":[100],"measured.":[102],"measurements":[104],"results":[105],"show":[106],"propose":[109],"has":[111],"properties.":[114]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-17T09:09:15.849793","created_date":"2025-10-10T00:00:00"}