{"id":"https://openalex.org/W1562961809","doi":"https://doi.org/10.1109/iscas.2004.1328294","title":"Applications of tree/link partitioning for moment computations of general lumped RLC networks with resistor loops","display_name":"Applications of tree/link partitioning for moment computations of general lumped RLC networks with resistor loops","publication_year":2004,"publication_date":"2004-09-07","ids":{"openalex":"https://openalex.org/W1562961809","doi":"https://doi.org/10.1109/iscas.2004.1328294","mag":"1562961809"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2004.1328294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002756603","display_name":"Herng-Jer Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I173093425","display_name":"Chang Gung University","ror":"https://ror.org/00d80zx46","country_code":"TW","type":"education","lineage":["https://openalex.org/I173093425"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Herng-Jer Lee","raw_affiliation_strings":["Department of Electrical Engineering, Chang Gung University, Taoyuan, Taiwan","Dept. of Electr. Eng., Chang Gung Univ., Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chang Gung University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I173093425"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Chang Gung Univ., Taiwan#TAB#","institution_ids":["https://openalex.org/I173093425"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031064253","display_name":"Ming-Hong Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I173093425","display_name":"Chang Gung University","ror":"https://ror.org/00d80zx46","country_code":"TW","type":"education","lineage":["https://openalex.org/I173093425"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hong Lai","raw_affiliation_strings":["Department of Electrical Engineering, Chang Gung University, Taoyuan, Taiwan","Dept. of Electr. Eng., Chang Gung Univ., Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chang Gung University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I173093425"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Chang Gung Univ., Taiwan#TAB#","institution_ids":["https://openalex.org/I173093425"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038592584","display_name":"Chia\u2010Chi Chu","orcid":"https://orcid.org/0000-0001-6403-6078"},"institutions":[{"id":"https://openalex.org/I173093425","display_name":"Chang Gung University","ror":"https://ror.org/00d80zx46","country_code":"TW","type":"education","lineage":["https://openalex.org/I173093425"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Chi Chu","raw_affiliation_strings":["Department of Electrical Engineering, Chang Gung University, Taoyuan, Taiwan","Dept. of Electr. Eng., Chang Gung Univ., Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chang Gung University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I173093425"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Chang Gung Univ., Taiwan#TAB#","institution_ids":["https://openalex.org/I173093425"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111516983","display_name":"Wu-Shiung Feng","orcid":null},"institutions":[{"id":"https://openalex.org/I173093425","display_name":"Chang Gung University","ror":"https://ror.org/00d80zx46","country_code":"TW","type":"education","lineage":["https://openalex.org/I173093425"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wu-Shiung Feng","raw_affiliation_strings":["Department of Electrical Engineering, Chang Gung University, Taoyuan, Taiwan","Dept. of Electr. Eng., Chang Gung Univ., Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Chang Gung University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I173093425"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Chang Gung Univ., Taiwan#TAB#","institution_ids":["https://openalex.org/I173093425"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002756603"],"corresponding_institution_ids":["https://openalex.org/I173093425"],"apc_list":null,"apc_paid":null,"fwci":0.3292,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.59538531,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"e86 a","issue":null,"first_page":"I","last_page":"713"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.755929708480835},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.7262390851974487},{"id":"https://openalex.org/keywords/moment","display_name":"Moment (physics)","score":0.6727542877197266},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.6136652827262878},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5804758071899414},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.53709876537323},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5188128352165222},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4862574338912964},{"id":"https://openalex.org/keywords/spanning-tree","display_name":"Spanning tree","score":0.48577144742012024},{"id":"https://openalex.org/keywords/method-of-moments","display_name":"Method of moments (probability theory)","score":0.44776755571365356},{"id":"https://openalex.org/keywords/diagram","display_name":"Diagram","score":0.4281523823738098},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4140855669975281},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.36060118675231934},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3218270540237427},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.16866335272789001},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.15688499808311462},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12908130884170532},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.11706727743148804},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.1012353003025055},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09975457191467285},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06855785846710205}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.755929708480835},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.7262390851974487},{"id":"https://openalex.org/C179254644","wikidata":"https://www.wikidata.org/wiki/Q13222844","display_name":"Moment (physics)","level":2,"score":0.6727542877197266},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.6136652827262878},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5804758071899414},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.53709876537323},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5188128352165222},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4862574338912964},{"id":"https://openalex.org/C64331007","wikidata":"https://www.wikidata.org/wiki/Q831672","display_name":"Spanning tree","level":2,"score":0.48577144742012024},{"id":"https://openalex.org/C2780033567","wikidata":"https://www.wikidata.org/wiki/Q6823720","display_name":"Method of moments (probability theory)","level":3,"score":0.44776755571365356},{"id":"https://openalex.org/C186399060","wikidata":"https://www.wikidata.org/wiki/Q959962","display_name":"Diagram","level":2,"score":0.4281523823738098},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4140855669975281},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.36060118675231934},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3218270540237427},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.16866335272789001},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.15688499808311462},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12908130884170532},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.11706727743148804},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.1012353003025055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09975457191467285},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06855785846710205},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2004.1328294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2004.1328294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1544492367","https://openalex.org/W1606202192","https://openalex.org/W1988393385","https://openalex.org/W2085394932","https://openalex.org/W2103895041","https://openalex.org/W2106927741","https://openalex.org/W2108967832","https://openalex.org/W2135742364","https://openalex.org/W2163626738"],"related_works":["https://openalex.org/W3200817179","https://openalex.org/W1960166976","https://openalex.org/W1992708211","https://openalex.org/W2380067098","https://openalex.org/W1548152478","https://openalex.org/W2137172615","https://openalex.org/W2106247205","https://openalex.org/W2543503210","https://openalex.org/W2548363054","https://openalex.org/W2093577856"],"abstract_inverted_index":{"A":[0],"new":[1],"moment":[2,53],"computation":[3,54],"technique":[4],"for":[5],"general":[6],"lumped":[7,20],"circuits":[8],"with":[9],"resistor":[10,31],"loops":[11],"is":[12],"proposed.":[13],"Using":[14],"the":[15,42,51,57,64],"concept":[16],"of":[17,35],"tearing,":[18],"a":[19,26],"network":[21,36],"can":[22,45,67],"be":[23,46],"portioned":[24],"into":[25],"spanning":[27],"tree":[28,40],"and":[29,41,56],"several":[30],"links.":[32],"The":[33],"contributions":[34],"moments":[37,70],"from":[38],"each":[39],"corresponding":[43],"links":[44],"determined":[47],"independently.":[48],"By":[49],"combining":[50],"conventional":[52],"algorithms":[55],"reduced":[58],"ordered":[59],"binary":[60],"decision":[61],"diagram":[62],"(ROBDD),":[63],"proposed":[65],"method":[66],"compute":[68],"system":[69],"efficiently.":[71]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}