{"id":"https://openalex.org/W1617870192","doi":"https://doi.org/10.1109/iscas.2003.1206396","title":"A fault tolerant hardware based file system manager for solid state mass memory","display_name":"A fault tolerant hardware based file system manager for solid state mass memory","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1617870192","doi":"https://doi.org/10.1109/iscas.2003.1206396","mag":"1617870192"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206396","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G.C. Cardarilli","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Ottavi","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Pontarelli","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Re","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111673338","display_name":"A. Salsano","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Salsano","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \u201cTor Vergata\u201d, Italy, Rome, ITALY","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Rome Tor Vergata, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":0.8615,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69109857,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"649"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7767325639724731},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6532567143440247},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5667258501052856},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5621325969696045},{"id":"https://openalex.org/keywords/file-system","display_name":"File system","score":0.5392123460769653},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4425186216831207},{"id":"https://openalex.org/keywords/self-certifying-file-system","display_name":"Self-certifying File System","score":0.4413524866104126}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7767325639724731},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6532567143440247},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5667258501052856},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5621325969696045},{"id":"https://openalex.org/C2780940931","wikidata":"https://www.wikidata.org/wiki/Q174989","display_name":"File system","level":2,"score":0.5392123460769653},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4425186216831207},{"id":"https://openalex.org/C82820731","wikidata":"https://www.wikidata.org/wiki/Q2640620","display_name":"Self-certifying File System","level":3,"score":0.4413524866104126}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/iscas.2003.1206396","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.301.8946","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.301.8946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dftgroup.uniroma2.it/data/media/iscas2003.pdf","raw_type":"text"},{"id":"pmh:oai:art.torvergata.it:2108/93953","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/93953","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.uniroma1.it:11573/1523250","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1523250","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1506037319","https://openalex.org/W1595174839","https://openalex.org/W1663082754","https://openalex.org/W1981514768","https://openalex.org/W1989929342","https://openalex.org/W2118382759","https://openalex.org/W2122966530","https://openalex.org/W2125089830","https://openalex.org/W2141039542","https://openalex.org/W2165439624"],"related_works":["https://openalex.org/W2130594209","https://openalex.org/W1950809481","https://openalex.org/W2085988155","https://openalex.org/W753420207","https://openalex.org/W2353896575","https://openalex.org/W2379000728","https://openalex.org/W2368354671","https://openalex.org/W2389631998","https://openalex.org/W2362483455","https://openalex.org/W1550839482"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"the":[3,26,31,73,79,83,88,112,115,156,166,171,178],"hardware":[4,23,50],"implementation":[5,24,154],"of":[6,25,75,102,114,125,170,177],"a":[7,12,119,134,146],"file":[8,27,53,121,139,179],"system":[9,28,54,122,140,180],"manager":[10,29,141],"for":[11,51,155],"fault":[13,36,48,65,90],"tolerant":[14,37,49,66,91],"Solid":[15],"State":[16],"Mass":[17],"Memory":[18],"(SSMM)":[19],"is":[20,98],"presented.":[21],"A":[22],"implies":[30],"following":[32],"advantages:":[33],"ad":[34],"hoc":[35],"design":[38,116],"and":[39,59,106,168,174],"graceful":[40],"degradation":[41,97],"capability.":[42],"The":[43,138],"former":[44],"means":[45,124],"developing":[46],"special":[47],"each":[52,62,129],"basic":[55],"function":[56,63],"(read,":[57],"write":[58],"delete).":[60],"For":[61],"different":[64,76],"techniques":[67],"have":[68],"been":[69,94,143,160],"applied":[70],"by":[71,87,123],"considering":[72],"impact":[74],"faults":[77],"on":[78,128],"architecture":[80,173],"reliability.":[81],"Also":[82],"area":[84],"overhead":[85],"introduced":[86],"chosen":[89],"technique":[92],"has":[93,142,159],"evaluated.":[95],"Graceful":[96],"obtained":[99,161],"in":[100,145,162,175],"terms":[101],"data":[103],"connection":[104],"reconfiguration":[105],"reduced":[107],"functionality":[108],"set.":[109],"We":[110],"exploited":[111],"modularity":[113],"to":[117,133,149,164],"implement":[118],"distributed":[120],"local":[126],"handlers":[127],"memory":[130],"module":[131],"connected":[132],"dynamic":[135],"routing":[136],"module.":[137],"used":[144],"SSMM":[147,158,172],"oriented":[148],"satellite":[150],"applications.":[151],"An":[152],"FPGA":[153],"complete":[157],"order":[163],"evaluate":[165],"performances":[167],"reliability":[169],"particular":[176],"manager.":[181]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}